

**STMicroelectronics**

**ST33G1M2 E01  
including optional cryptographic library NesLib  
Security Target for composition**

**Common Criteria for IT security evaluation**

**SMD\_ST33G1M2\_ST\_19\_002 Rev E01.2**

**October 2023**

**[www.st.com](http://www.st.com)**



BLANK



---

# ST33G1M2 E01 platform Security Target for composition

---

## Common Criteria for IT security evaluation

---

### 1 Introduction (ASE\_INT)

#### 1.1 Security Target reference

- 1 Document identification: ST33G1M2 E01 including optional cryptographic library NesLib SECURITY TARGET FOR COMPOSITION.
- 2 Version number: Rev E01.2, issued in October 2023.
- 3 Registration: registered at ST Microelectronics under number SMD\_ST33G1M2\_ST\_19\_002.

#### 1.2 TOE reference

- 4 This document presents **the Security Target (ST)** of the **ST33G1M2 E01 (ST33G1M2 and ST3311M2)** Security Integrated Circuit (IC), designed on the **ST33G platform of STMicroelectronics**, with firmware version 9 and A, and optional cryptographic library **NesLib 6.3.4**.
- 5 The precise reference of the Target of Evaluation (TOE) is given in [Section 1.4: TOE identification](#) and the security IC features are given in [Section 1.6: TOE description](#).
- 6 A glossary of terms and abbreviations used in this document is given in [Appendix A: Glossary](#).

# Contents

<b>1</b>	<b>Introduction (ASE_INT)</b> .....	<b>3</b>
1.1	Security Target reference .....	3
1.2	TOE reference .....	3
1.3	Context .....	10
1.4	TOE identification .....	10
1.5	TOE overview .....	11
1.6	TOE description .....	12
1.6.1	TOE hardware description .....	12
1.6.2	TOE software description .....	13
1.7	TOE life cycle .....	15
1.8	TOE environment .....	16
1.8.1	TOE Development Environment .....	16
1.8.2	TOE production environment .....	16
1.8.3	TOE operational environment .....	17
<b>2</b>	<b>Conformance claims (ASE_CCL, ASE_ECD)</b> .....	<b>18</b>
2.1	Common Criteria conformance claims .....	18
2.2	PP Claims .....	18
2.2.1	PP Reference .....	18
2.2.2	PP Additions .....	18
2.2.3	PP Claims rationale .....	19
<b>3</b>	<b>Security problem definition (ASE_SPD)</b> .....	<b>20</b>
3.1	Description of assets .....	20
3.2	Threats .....	21
3.3	Organisational security policies .....	22
3.4	Assumptions .....	23
<b>4</b>	<b>Security objectives (ASE_OBJ)</b> .....	<b>25</b>
4.1	Security objectives for the TOE .....	25
4.2	Security objectives for the environment .....	27
4.3	Security objectives rationale .....	27
4.3.1	TOE threat "Memory Access Violation" .....	28

4.3.2	Organisational security policy "Additional Specific Security Functionality"	28
4.3.3	Organisational security policy "Controlled loading of the Security IC Embedded Software"	29
<b>5</b>	<b>Security requirements (ASE_REQ)</b>	<b>30</b>
5.1	Security functional requirements for the TOE	30
5.1.1	Security Functional Requirements from the Protection Profile	32
5.1.2	Additional Security Functional Requirements for the cryptographic services	34
5.1.3	Additional Security Functional Requirements for the memories protection	38
5.1.4	Additional Security Functional Requirements related to the possible availability of final test and loading capabilities in phases 4 to 6 of the TOE life-cycle	39
5.2	TOE security assurance requirements	41
5.3	Refinement of the security assurance requirements	42
5.3.1	Refinement regarding functional specification (ADV_FSP)	43
5.3.2	Refinement regarding test coverage (ATE_COV)	44
5.4	Security Requirements rationale	44
5.4.1	Rationale for the Security Functional Requirements	44
5.4.2	Additional security objectives are suitably addressed	46
5.4.3	Additional security requirements are consistent	47
5.4.4	Dependencies of Security Functional Requirements	48
5.4.5	Rationale for the Assurance Requirements	50
<b>6</b>	<b>TOE summary specification (ASE_TSS)</b>	<b>52</b>
6.1	Limited fault tolerance (FRU_FLT.2)	52
6.2	Failure with preservation of secure state (FPT_FLS.1)	52
6.3	Limited capabilities (FMT_LIM.1) / Test	52
6.4	Limited capabilities (FMT_LIM.1) / Loader	52
6.5	Limited availability (FMT_LIM.2) / Test & (FMT_LIM.2) / Loader	52
6.6	Stored data confidentiality (FDP_SDC.1)	53
6.7	Stored data integrity monitoring and action (FDP_SDI.2)	53
6.8	Audit storage (FAU_SAS.1)	53
6.9	Resistance to physical attack (FPT_PHP.3)	53

6.10 Basic internal transfer protection (FDP\_ITT.1), Basic internal TSF data transfer protection (FPT\_ITT.1) & Subset information flow control (FDP\_IFC.1) . . . . . 54

6.11 Random number generation (FCS\_RNG.1) . . . . . 54

6.12 Cryptographic operation: TDES operation (FCS\_COP.1) / TDES, only if EDES+ . . . . . 54

6.13 Cryptographic operation: AES operation (FCS\_COP.1) / AES, only if HW\_AES . . . . . 54

6.14 Cryptographic operation: RSA operation (FCS\_COP.1) / RSA, only if NesLib . . . . . 55

6.15 Cryptographic operation: Elliptic Curves Cryptography operation (FCS\_COP.1) / ECC, only if NesLib . . . . . 55

6.16 Cryptographic operation: SHA-1 & SHA-2 operation (FCS\_COP.1) / SHA, only if NesLib . . . . . 55

6.17 Cryptographic operation: Keccak & SHA-3 operation (FCS\_COP.1) / Keccak, only if NesLib . . . . . 56

6.18 Cryptographic operation: Keccak-p operation (FCS\_COP.1) / Keccak-p, only if NesLib . . . . . 57

6.19 Cryptographic operation: Diffie-Hellman operation (FCS\_COP.1) / Diffie-Hellman, only if NesLib . . . . . 57

6.20 Cryptographic operation: DRBG operation (FCS\_COP.1) / DRBG, only if NesLib . . . . . 57

6.21 Cryptographic key generation: Prime generation (FCS\_CKM.1) / Prime\_generation, only if NesLib . . . . . 57

6.22 Cryptographic key generation: RSA key generation (FCS\_CKM.1) / RSA\_key\_generation, only if NesLib . . . . . 57

6.23 Static attribute initialisation (FMT\_MSA.3) / Memories . . . . . 58

6.24 Management of security attributes (FMT\_MSA.1) / Memories & Specification of management functions (FMT\_SMF.1) / Memories . . . . . 58

6.25 Complete access control (FDP\_ACC.2) / Memories & Security attribute based access control (FDP\_ACF.1) / Memories . . . . . 58

6.26 Static attribute initialisation (FMT\_MSA.3) / Loader . . . . . 58

6.27 Management of security attributes (FMT\_MSA.1) / Loader & Specification of management functions (FMT\_SMF.1) / Loader . . . . . 58

6.28 Subset access control (FDP\_ACC.1) / Loader, Security attribute based access control (FDP\_ACF.1) / Loader, Security roles (FMT\_SMR.1) / Loader & Timing of identification (FIA\_UID.1) / Loader . . . . . 58

6.29 Import of user data without security attributes (FDP\_ITC.1) / Loader . . . 58

---

<b>7</b>	<b>Identification</b> .....	<b>59</b>
<b>8</b>	<b>References</b> .....	<b>64</b>
<b>Appendix A</b>	<b>Glossary</b> .....	<b>67</b>
A.1	Terms .....	67
A.2	Abbreviations .....	69

## List of tables

Table 1.	TOE components	10
Table 2.	Derivative devices configuration possibilities	11
Table 3.	Composite product life cycle phases	15
Table 4.	Summary of security aspects	20
Table 5.	Summary of security objectives	25
Table 6.	Security Objectives versus Assumptions, Threats or Policies	27
Table 7.	Summary of functional security requirements for the TOE	30
Table 8.	FCS_COP.1 iterations (cryptographic operations)	35
Table 9.	FCS_CKM.1 iterations (cryptographic key generation)	38
Table 10.	TOE security assurance requirements	41
Table 11.	Impact of EAL5 selection on BSI-CC-PP-0084-2014 refinements	43
Table 12.	Security Requirements versus Security Objectives	44
Table 13.	Dependencies of security functional requirements	48
Table 14.	TOE components	59
Table 15.	Guidance documentation	59
Table 16.	Sites list	60
Table 17.	Common Criteria	64
Table 18.	Protection Profile	64
Table 19.	Other standards	64
Table 20.	List of abbreviations	69



## List of figures

Figure 1. ST33G1M2 E01 platform block diagram. . . . . 13

## 1.3 Context

7 The Target of Evaluation (TOE) referred to in [Section 1.4: TOE identification](#), is evaluated under the French IT Security Evaluation and Certification Scheme and is developed by the Connected Security Sub-Group of STMicroelectronics (ST).

8 The assurance level of the performed Common Criteria (CC) IT Security Evaluation is EAL5 augmented by ALC\_DVS.2 and AVA\_VAN.5.

9 The intent of this Security Target is to specify the Security Functional Requirements (SFRs) and Security Assurance Requirements (SARs) applicable to the TOE security ICs, and to summarise their chosen TSF services and assurance measures.

10 This ST claims to be an instantiation of the "[Eurosmart - Security IC Platform Protection Profile with Augmentation Packages](#)" (PP) registered and certified under the reference [BSI-CC-PP-0084-2014](#) in the German IT Security Evaluation and Certification Scheme, **with the following augmentations:**

- Addition #1: "Support of Cipher Schemes" from [AUG](#)
- Addition #4: "Area based Memory Access Control" from [AUG](#)
- Additions specific to this Security Target.

The original text of this PP is typeset as [indicated here](#), its augmentations from [AUG](#) as [indicated here](#), when they are reproduced in this document.

This ST also instantiates the following package from the above mentioned PP:

- Loader dedicated for usage in secured environment only.

11 Extensions introduced in this ST to the SFRs of the Protection Profile (PP) are **exclusively** drawn from the Common Criteria part 2 standard SFRs.

12 This ST makes various refinements to the above mentioned PP and [AUG](#). They are all properly identified in the text typeset as **indicated here**. The original text of the PP is repeated as scarcely as possible in this document for reading convenience. All PP identifiers have been however prefixed by their respective origin label: **BSI** for [BSI-CC-PP-0084-2014](#), **AUG1** for Addition #1 of [AUG](#) and **AUG4** for Addition #4 of [AUG](#).

## 1.4 TOE identification

13 The Target of Evaluation (TOE) is the ST33G1M2 E01 platform.

14 "ST33G1M2 E01" completely identifies the TOE including its components listed in [Table 1: TOE components](#), its guidance documentation detailed in [Table 15: Guidance documentation](#), and its development and production sites indicated in [Table 16: Sites list](#).

15 E01 is the version of the evaluated platform. Any change in the TOE components, the guidance documentation and the list of sites leads to a new version of the evaluated platform, thus a new TOE.

**Table 1. TOE components**

IC Maskset name	IC version	Master identification number <sup>(1)</sup>	Firmware version	OST version	Optional NesLib crypto library version
K8H0A	F	0061h (ST33G1M2) and 0105h (ST33I1M2)	9 and A	2.2	6.3.4

1. Part of the product information.

16 The IC maskset name is the product hardware identification.  
The IC version is updated for any change in hardware (i.e. part of the layers of the maskset) or in the OST software.

17 All along the product life, the marking on the die, a set of accessible registers and a set of specific instructions allow the customer to check the product information, providing the identification elements, as listed in [Table 1: TOE components](#), and the configuration elements as detailed in the Data Sheet, referenced in [Table 15: Guidance documentation](#).

## 1.5 TOE overview

18 The TOE is a serial access Smartcard IC designed for secure mobile applications, based on the most recent generation of ARM® processors for embedded secure systems. Its SecurCore® SC300™ 32-bit RISC core is built on the Cortex™ M3 core with additional security features to help to protect against advanced forms of attacks.

19 The TOE offers a high-speed User Flash memory, an internally generated clock, an MPU, an internal true random number generator (TRNG) and hardware accelerators for advanced cryptographic functions.

20 Different derivative devices may be configured depending on the customer needs:

- either by ST during the manufacturing or packaging process,
- or by the customer during the packaging, or composite product integration, or personalisation process.

21 They all share the same hardware design and the same maskset (denoted by the Master identification number). The Master identification number is unique for all product configurations.

22 The configuration of the derivative devices can impact the available IOs, the available NVM memory size, the availability of the crypto processors and the availability of the LPU, as detailed here below:

**Table 2. Derivative devices configuration possibilities**

Features	Possible values
SWP	Active, Inactive
SPI	Active, Inactive
IART	Active, Inactive
NVM size	Selectable by 128 Kbytes granularity from 1280 Kbytes to 384 Kbytes
Nescrypt	Active, Inactive
EDES+ accelerator	Active, Inactive
AES accelerator (HW-AES)	Active, Inactive
Library Protection Unit (LPU)	Active, Inactive
Crypto1	Active, Inactive

23 All combinations of different features values are possible and covered by this certification. All possible configurations can vary under a unique IC, and without impact on security.

- 24 The Master identification number is unique for all product configurations. Each derivative device has a specific Child product identification number, also part of the product information, and specified in the Data Sheet and in the Firmware User Manual, referenced in [Table 15](#).
- 25 The rest of this document applies to all possible configurations of the TOE, with or without NesLib, except when a restriction is mentioned. For easier reading, the restrictions are typeset as [indicated here](#).
- 26 In a few words, the ST33G1M2 E01, offers a unique combination of high performances and very powerful features for high level security:
- Die integrity,
  - Monitoring of environmental parameters,
  - Protection mechanisms against faults,
  - AIS20/AIS31 class PTG.2 compliant True Random Number Generator,
  - Memory Protection Unit,
  - ISO 13239 CRC calculation block,
  - optional Hardware Security Enhanced DES accelerator,
  - optional AES accelerator (HW-AES),
  - optional Library Protection Unit,
  - optional Next Step Cryptography accelerator (NESCRYPT),
  - optional cryptographic library NesLib.

## 1.6 TOE description

### 1.6.1 TOE hardware description

- 27 The TOE features hardware accelerators for advanced cryptographic functions, with built-in countermeasures against side channel attacks.
- If [HW-AES is active](#), the AES (Advanced Encryption Standard) accelerator provides a high-performance implementation of AES-128, AES-192 and AES-256 algorithms. It can operate in Electronic CodeBook (ECB) or Cipher Block Chaining (CBC) modes.
- If [EDES+ is active](#), the 3-key triple DES accelerator (EDES+) supports efficiently the Data Encryption Standard (DES [\[2\]](#)), enabling Electronic Code Book (ECB) and Cipher Block Chaining (CBC) modes, and triple DES computation.
- Note that a triple DES can be performed by a triple DES computation or by 3 single DES computations.
- If [Nescrypt is active](#), the NESCRYPT crypto-processor allows fast and secure implementation of the most popular public key cryptosystems with a high level of performance ([\[7\]](#), [\[12\]](#), [\[15\]](#),[\[16\]](#), [\[17\]](#), [\[18\]](#)).


As randomness is a key stone in many applications, the ST33G1M2 E01 features a highly reliable True Random Number Generator (TRNG), compliant with PTG.2 Class of AIS20/AIS31 [\[1\]](#) and directly accessible thru dedicated registers.

This device includes the ARM® SecurCore® SC300™ memory protection unit (MPU), which enables the user to define its own region organization with specific protection and access permissions. The MPU can be used to enforce various protection models, ranging from a basic code dump prevention model up to a full application confinement model.

## ST33G1M2 E01 platform Security Target for composition

- 28 The TOE offers 3 communication channels to the external world: a serial communication interface fully compatible with the ISO/IEC 7816-3 standard, a single-wire protocol (SWP) interface for communication with a near-field communication (NFC) router in SIM/NFC applications, and an alternative and exclusive SPI Slave interface for communication in non-SIM applications.
- 29 The detailed features of this TOE are described in the Data Sheet and in the Cortex SC300 Technical Reference Manual, referenced in [Table 15](#).
- 30 [Figure 1](#) provides an overview of the ST33G1M2 E01 platform.

**Figure 1. ST33G1M2 E01 platform block diagram**



### 1.6.2 TOE software description

- 31 The OST ROM contains a Dedicated Software which provides full test capabilities (operating system for test, called "OST"), not accessible by the Security IC Embedded Software (ES), after TOE delivery.
- 32 The System ROM and ST NVM of the TOE contain a Dedicated Software which provides a very reduced set of commands for final test (operating system for final test, called "FTOS"), not intended for the Security IC Embedded Software (ES) usage, and not available in User configuration.
- 33 The System ROM and ST NVM of the TOE contain a Dedicated Support Software called Secure Flash Loader, enabling to securely and efficiently download the Security IC Embedded Software (ES) into the NVM. It also allows the evaluator to load software into the TOE for test purpose. The Secure Flash Loader is not available in User configuration.
- 34 The System ROM and ST NVM of the TOE contain a Dedicated Support Software, which provides low-level functions (called Flash Drivers), enabling the Security IC Embedded

Software (ES) to modify and manage the NVM contents. The Flash Drivers are available all through the product life-cycle.

- 35 The TOE optionally comprises a specific application in User NVM: this applicative Embedded Software is a cryptographic library called NesLib. NesLib is a cutting edge cryptographic library in terms of security and performance.

NesLib is embedded by the ES developer in his applicative code.

NesLib is a cryptographic toolbox supporting the most common standards and protocols:

- an asymmetric key cryptographic support module, supporting secure modular arithmetic with large integers, with specialized functions for Rivest, Shamir & Adleman Standard cryptographic algorithm (RSA [17]), and Diffie-Hellman [23],
- an asymmetric key cryptographic support module that provides very efficient basic functions to build up protocols using Elliptic Curves Cryptography on prime fields GF(p) with elliptic curves in short Weierstrass form [15], and provides support for ECDH key agreement [21] and ECDSA generation and verification [5].
- a module for supporting elliptic curve cryptography on Edwards curve 25519, in particular ed25519 signature generation, verification and point decompression [26].
- a cryptographic support module that provides hash functions (SHA-1<sup>(a)</sup>, SHA-2 [4], SHA-3, Keccak and a toolbox for cryptography based on Keccak-p, the permutation underlying SHA-3 [25],
- a symmetric key cryptographic support module whose base algorithm is the Data Encryption Standard cryptographic algorithm (DES) [2],
- a symmetric key cryptographic support module whose base algorithm is the Advanced Encryption Standard cryptographic algorithm (AES) [6],
- support for Deterministic Random Bit Generators [19],
- prime number generation and RSA key pairs generation [3].

- 36 The Security IC Embedded Software (ES) is in User NVM.

**The ES is not part of the TOE and is out of scope of the evaluation, except NesLib when it is embedded.**

- 37 The user guidance documentation, part of the TOE, consists of:

- the product Data Sheet and die description,
- optionally the ST33G1M2 platform Technical Notes,
- the product family Security Guidance,
- the AIS31 user manuals,
- the Cortex M3 SC300 Technical Reference Manuals,
- the System ROM user manual,
- the Flash loader installation guide,
- optionally the NesLib user manual.

- 38 The complete list of guidance documents is detailed in [Table 15](#).

---

a. Note that SHA-1 is no longer recommended as a cryptographic function. Hence, Security IC Embedded Software may need to use another SHA to achieve a suitable strength.

## 1.7 TOE life cycle

- 39 This Security Target is fully conform to the claimed PP. In the following, just a summary and some useful explanations are given. For complete details on the TOE life cycle, please refer to the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), section 1.2.3.
- 40 The composite product life cycle is decomposed into 7 phases. Each of these phases has the very same boundaries as those defined in the claimed protection profile.
- 41 The life cycle phases are summarized in [Table 3](#).
- 42 The sites potentially involved in the TOE life cycle are listed in [Table 16](#).
- 43 The limit of the evaluation corresponds to phases 2, 3 and optionally 4, including the delivery and verification procedures of phase 1, and the TOE delivery either to the IC packaging manufacturer or to the composite product integrator; procedures corresponding to phases 1, 5, 6 and 7 are outside the scope of this evaluation.
- 44 In the following, the term "Composite product manufacturing" is uniquely used to indicate phases 1, optionally 4, 5 and 6 all together.  
This ST also uses the term "Composite product manufacturer" which includes all roles responsible of the TOE during phases 1, optionally 4, 5 and 6.
- 45 The TOE is delivered after Phase 3 in form of wafers or after Phase 4 in packaged form, depending on the customer's order.
- 46 In the following, the term "TOE delivery" is uniquely used to indicate:
- after Phase 3 (or before Phase 4) if the TOE is delivered in form of wafers or sawn wafers (dice) or
  - after Phase 4 (or before Phase 5) if the TOE is delivered in form of packaged products.
- 47 The TOE is delivered in Admin (aka Issuer) or User configuration.

**Table 3. Composite product life cycle phases**

Phase	Name	Description
1	Security IC embedded software development	security IC embedded software development specification of IC pre-personalization requirements
2	IC development	IC design IC dedicated software development
3	IC manufacturing and testing	integration and photomask fabrication IC manufacturing IC testing IC pre-personalisation
4	IC packaging	security IC packaging (and testing) pre-personalisation if necessary
5	Security IC product finishing process	composite product finishing process composite product testing

**Table 3. Composite product life cycle phases (continued)**

Phase	Name	Description
6	Security IC personalisation	composite product personalisation composite product testing
7	Security IC end usage	composite product usage by its issuers and consumers

## 1.8 TOE environment

48 Considering the TOE, three types of environments are defined:

- Development environment corresponding to phase 2,
- Production environment corresponding to phase 3 and optionally 4,
- Operational environment, including phase 1 and from phase 4 or 5 to phase 7.

### 1.8.1 TOE Development Environment

49 To ensure security, the environment in which the development takes place is secured with controllable accesses having traceability. Furthermore, all authorised personnel involved fully understand the importance and the strict implementation of defined security procedures.

50 The development begins with the TOE's specification. All parties in contact with sensitive information are required to abide by Non-Disclosure Agreements.

51 Design and development of the IC then follows, together with the dedicated and engineering software and tools development. The engineers use secure computer systems (preventing unauthorised access) to make their developments, simulations, verifications and generation of the TOE's databases. Sensitive documents, files and tools, databases on tapes, and printed circuit layout information are stored in appropriate locked cupboards/safe. Of paramount importance also is the disposal of unwanted data (complete electronic erasures) and documents (e.g. shredding).

52 The development centres possibly involved in the development of the TOE are denoted by the activity "DEV" or "ES-DEV" in [Table 16](#).

53 Reticules and photomasks are generated from the verified IC databases; the former are used in the silicon Wafer-fab processing. As reticules and photomasks are generated off-site, they are transported and worked on in a secure environment. During the transfer of sensitive data electronically, procedures are established to ensure that the data arrive only at the destination and are not accessible at intermediate stages (e.g. stored on a buffer server where system administrators make backup copies).

54 The authorized sub-contractors potentially involved in the TOE mask manufacturing are denoted by the activity "MASK" in [Table 16](#).

### 1.8.2 TOE production environment

55 As high volumes of product commonly go through such environments, adequate control procedures are necessary to account for all product at all stages of production.

56 Production starts within the Wafer-fab; here the silicon wafers undergo the diffusion processing. Computer tracking at wafer level throughout the process is commonplace. The



wafers are then taken into the test area. Testing of each TOE occurs to assure conformance with the device specification.

- 57 The authorized front-end plant possibly involved in the manufacturing of the TOE are denoted by the activity “FE” in [Table 16](#).
- 58 The authorized EWS plant potentially involved in the testing and pre-person of the TOE are denoted by the activity “EWS” in [Table 16](#).
- 59 Wafers are then scribed and broken such as to separate the functional from the non-functional ICs. The latter is discarded in a controlled accountable manner. The good ICs are then packaged in phase 4, in a back-end plant. When testing, programming or deliveries are done offsite, ICs are transported and worked on in a secure environment with accountability and traceability of all (good and bad) products.
- 60 When the product is delivered after phase 4, the authorized back-end plants possibly involved in the packaging of the TOE are denoted by the activity “BE” in [Table 16](#).
- 61 All sites denoted by the activity “WHS” or “WHSD” in [Table 16](#) can be involved for the logistics.

### 1.8.3 TOE operational environment

- 62 A TOE operational environment is the environment of phases 1, optionally 4, then 5 to 7.
- 63 At phases 1, 4, 5 and 6, the TOE operational environment is a controlled environment.
- 64 End-user environments (phase 7): composite products are used in a wide range of applications to assure authorised conditional access. Examples of such are pay-TV, banking cards, brand protection, portable communication SIM cards, health cards, transportation cards, access management, identity and passport cards. The end-user environment therefore covers a wide range of very different functions, thus making it difficult to avoid and monitor any abuse of the TOE.

## 2 Conformance claims (ASE\_CCL, ASE\_ECD)

### 2.1 Common Criteria conformance claims

- 65 The ST33G1M2 E01 platform Security Target claims to be conformant to the Common Criteria version 3.1 revision 5.
- 66 Furthermore it claims to be CC Part 2 ([CCMB-2017-04-002 R5](#)) extended and CC Part 3 ([CCMB-2017-04-003 R5](#)) conformant.
- 67 The extended Security Functional Requirements are those defined in the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#):
- **FCS\_RNG** Generation of random numbers,
  - **FMT\_LIM** Limited capabilities and availability,
  - **FAU\_SAS** Audit data storage,
  - **FDP\_SDC** Stored data confidentiality.
- The reader can find their certified definitions in the text of the "[BSI-CC-PP-0084-2014](#)" Protection Profile.
- 68 The assurance level for the ST33G1M2 E01 platform Security Target is **EAL5** augmented by ALC\_DVS.2 and AVA\_VAN.5.

### 2.2 PP Claims

#### 2.2.1 PP Reference

- 69 The ST33G1M2 E01 platform Security Target claims strict conformance to the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), for the part of the TOE covered by this PP (Security IC), as required by this Protection Profile.

#### 2.2.2 PP Additions

- 70 The main additions operated on the [BSI-CC-PP-0084-2014](#) are:
- Addition #4: "Area based Memory Access Control" from [AUG](#),
  - Addition #1: "Support of Cipher Schemes" from [AUG](#),
  - Specific additions for the Secure Flash Loader,
  - Refinement of assurance requirements.
- 71 All refinements are indicated with type setting text **as indicated here**, original text from the [BSI-CC-PP-0084-2014](#) being typeset [as indicated here](#). Text originating in [AUG](#) is typeset [as indicated here](#).
- 72 The security environment additions relative to the PP are summarized in [Table 4](#).
- 73 The additional security objectives relative to the PP are summarized in [Table 5](#).
- 74 A simplified presentation of the TOE Security Policy (TSP) is added.
- 75 The additional SFRs for the TOE relative to the PP are summarized in [Table 7](#).

76 The additional SARs relative to the PP are summarized in [Table 10](#).

### **2.2.3 PP Claims rationale**

77 The differences between this Security Target security objectives and requirements and those of [BSI-CC-PP-0084-2014](#), to which conformance is claimed, have been identified and justified in [Section 4](#) and in [Section 5](#). They have been recalled in the previous section.

78 In the following, the statements of the security problem definition, the security objectives, and the security requirements are consistent with those of the [BSI-CC-PP-0084-2014](#).

79 The security problem definition presented in [Section 3](#), clearly shows the additions to the security problem statement of the PP.

80 The security objectives rationale presented in [Section 4.3](#) clearly identifies modifications and additions made to the rationale presented in the [BSI-CC-PP-0084-2014](#).

81 Similarly, the security requirements rationale presented in [Section 5.4](#) has been updated with respect to the protection profile.

82 All PP requirements have been shown to be satisfied in the extended set of requirements whose completeness, consistency and soundness have been argued in the rationale sections of the present document.

### 3 Security problem definition (ASE\_SPD)

83 This section describes the security aspects of the environment in which the TOE is intended to be used and addresses the description of the assets to be protected, the threats, the organisational security policies and the assumptions.

84 Note that the origin of each security aspect is clearly identified in the prefix of its label. Most of these security aspects can therefore be easily found in the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), section 3. Only those originating in *AUG*, and the ones introduced in this Security Target, are detailed in the following sections.

85 A summary of all these security aspects and their respective conditions is provided in [Table 4](#).

**Table 4. Summary of security aspects**

	Label	Title
TOE threats	BSI.T.Leak-Inherent	Inherent Information Leakage
	BSI.T.Phys-Probing	Physical Probing
	BSI.T.Malfunction	Malfunction due to Environmental Stress
	BSI.T.Phys-Manipulation	Physical Manipulation
	BSI.T.Leak-Forced	Forced Information Leakage
	BSI.T.Abuse-Func	Abuse of Functionality
	BSI.T.RND	Deficiency of Random Numbers
	AUG4.T.Mem-Access	Memory Access Violation
OSPs	BSI.P.Process-TOE	Protection during TOE Development and Production
	BSI.P.Lim-Block-Loader	Limiting and blocking the loader functionality
	AUG1.P.Add-Functions	Additional Specific Security Functionality (Cipher Scheme Support)
	P.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software
Assumptions	BSI.A.Process-Sec-IC	Protection during Packaging, Finishing and Personalisation
	BSI.A.Resp-Appl	Treatment of User Data

#### 3.1 Description of assets

86 Since this Security Target claims strict conformance to the [Eurosmart - Security IC Platform Protection Profile with Augmentation Packages \(BSI-CC-PP-0084-2014\)](#), the assets defined in section 3.1 of the Protection Profile are applied and the assets regarding threats are clarified in this Security Target.

- 87 The assets regarding the threats are:
- logical design data, physical design data, IC Dedicated Software, and configuration data,
  - Initialisation data and pre-personalisation data, specific development aids, test and characterisation related data, material for software development support, and photomasks and product in any form,
  - the TOE correct operation,
  - the Security IC Embedded Software, stored in the TOE's protected memories and in operation,
  - the security services provided by the TOE for the Security IC Embedded Software,
  - the cryptographic co-processors for Triple-DES and AES (when they are active), the random number generator,
  - the User Data,
  - the TSF Data.
- 88 This Security Target includes optionally Security IC Embedded Software and therefore does contain more assets compared to [BSI-CC-PP-0084-2014](#). These assets are described above.
- 89 Application note:  
The TOE providing a functionality for Security IC Embedded Software secure loading into NVM, the ES is considered as User Data being stored in the TOE's memories at this step, and the Protection Profile security concerns are extended accordingly.

## 3.2 Threats

- 90 The threats are described in the [BSI-CC-PP-0084-2014](#), section 3.2. Only those originating in [AUG](#) are detailed in the following section.

<a href="#">BSI.T.Leak-Inherent</a>	<a href="#">Inherent Information Leakage</a>
<a href="#">BSI.T.Phys-Probing</a>	<a href="#">Physical Probing</a>
<a href="#">BSI.T.Malfunction</a>	<a href="#">Malfunction due to Environmental Stress</a>
<a href="#">BSI.T.Phys-Manipulation</a>	<a href="#">Physical Manipulation</a>
<a href="#">BSI.T.Leak-Forced</a>	<a href="#">Forced Information Leakage</a>
<a href="#">BSI.T.Abuse-Func</a>	<a href="#">Abuse of Functionality</a>
<a href="#">BSI.T.RND</a>	<a href="#">Deficiency of Random Numbers</a>

**AUG4.T.Mem-Access** Memory Access Violation:

Parts of the **Security IC** Embedded Software may cause security violations by accidentally or deliberately accessing restricted data (which may include code). Any restrictions are defined by the security policy of the specific application context and must be implemented by the **Security IC** Embedded Software.

Clarification: This threat does not address the proper definition and management of the security rules implemented by the Security IC Embedded Software, this being a software design and correctness issue. This threat addresses the reliability of the abstract machine targeted by the software implementation. To avert the threat, the set of access rules provided by this TOE should be undefeated if operated according to the provided guidance. The threat is not realized if the Security IC Embedded Software is designed or implemented to grant access to restricted information. It is realized if an implemented access denial is granted under unexpected conditions or if the execution machinery does not effectively control a controlled access.

Here the attacker is expected to (i) take advantage of flaws in the design and/or the implementation of the TOE memory access rules (refer to BSI.T.Abuse-Func but for functions available after TOE delivery), (ii) introduce flaws by forcing operational conditions (refer to BSI.T.Malfunction) and/or by physical manipulation (refer to BSI.T.Phys-Manipulation). This attacker is expected to have a high level potential of attack.

### 3.3 Organisational security policies

- 91 The TOE provides specific security functionality that can be used by the **Security IC** Embedded Software. In the following specific security functionality is listed which is not derived from threats identified for the TOE's environment because it can only be decided in the context of the **Security IC** application, against which threats the **Security IC** Embedded Software will use the specific security functionality.
- 92 ST applies the Protection policy during TOE Development and Production ([BSI.P.Process-TOE](#)) as specified below.
- 93 [BSI.P.Lim-Block-Loader](#) is dedicated to the Secure Flash Loader, and described in the [BSI-CC-PP-0084-2014](#) package "Loader dedicated for usage in secured environment only".
- 94 **ST** applies the Additional Specific Security Functionality policy ([AUG1.P.Add-Functions](#)) as specified below.
- 95 A new Organisational Security Policies (OSPs) is defined here below:
- 96 P.Controlled-ES-Loading is related to the capability provided by the TOE to load Security IC Embedded Software into the NVM after TOE delivery, in a controlled manner, during composite product manufacturing. The use of this capability is optional, and depends on the customer's production organization.

BSI.P.Process-TOE	Identification during TOE Development and Production:  An accurate identification <b>is</b> established for the TOE. This requires that each instantiation of the TOE carries this unique identification.
BSI.P.Lim-Block-Loader	Limiting and blocking the loader functionality:  The composite manufacturer uses the Loader for loading of Security IC Embedded Software, user data of the Composite Product or IC Dedicated Support Software in charge of the IC Manufacturer. He limits the capability and blocks the availability of the Loader in order to protect stored data from disclosure and manipulation.
AUG1.P.Add-Functions	Additional Specific Security Functionality:  The TOE shall provide the following specific security functionality to the Security IC Embedded Software: <ul style="list-style-type: none"><li>– Triple Data Encryption Standard (TDES),</li><li>– Advanced Encryption Standard (AES),</li><li>– <b>Elliptic Curves Cryptography on <math>GF(p)</math></b>, if NesLib is embedded,</li><li>– <b>Secure Hashing (SHA-1, SHA-224, SHA-256, SHA-384, SHA-512)</b>, if NesLib is embedded,</li><li>– Rivest-Shamir-Adleman (RSA), if NesLib is embedded,</li><li>– <b>Deterministic Random Bit Generator (DRBG)</b>, if NesLib is embedded,</li><li>– <b>Keccak</b>, if NesLib is embedded,</li><li>– <b>Keccak-p</b>, if NesLib is embedded,</li><li>– <b>Diffie-Hellman</b>, if NesLib is embedded,</li><li>– <b>Prime Number Generation</b>, if NesLib is embedded.</li></ul> Note that SHA-1 is no longer recommended as a cryptographic function. Hence, Security IC Embedded Software may need to use another SHA to achieve a suitable strength.
P.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software:  The TOE shall provide the capability to import the Security IC Embedded Software into the NVM, in a controlled manner, either before TOE delivery, under ST authority, either after TOE delivery, under the composite product manufacturer authority. This capability is not available in User configuration.

### 3.4 Assumptions

97 The following assumptions are described in the [BSI-CC-PP-0084-2014](#), section 3.4.

**Security problem definition (ASE\_SPD) ST33G1M2 E01 platform Security Target for composition**

---

BSI.A.Process-Sec-IC      Protection during Packaging, Finishing and Personalisation  
BSI.A.Resp-Appl          Treatment of User Data of the Composite TOE



## 4 Security objectives (ASE\_OBJ)

- 98 The security objectives of the TOE cover principally the following aspects:
- integrity and confidentiality of assets,
  - protection of the TOE and associated documentation during development and production phases,
  - provide random numbers,
  - provide cryptographic support and access control functionality.

99 A summary of all security objectives is provided in [Table 5](#).

100 Note that the origin of each objective is clearly identified in the prefix of its label. Most of these security aspects can therefore be easily found in the [BSI-CC-PP-0084-2014](#), sections 4.1 and 7.3. Only those originating in [AUG](#), and the ones introduced in this Security Target, are detailed in the following sections.

**Table 5. Summary of security objectives**

	Label	Title
TOE	BSI.O.Leak-Inherent	Protection against Inherent Information Leakage
	BSI.O.Phys-Probing	Protection against Physical Probing
	BSI.O.Malfunction	Protection against Malfunctions
	BSI.O.Phys-Manipulation	Protection against Physical Manipulation
	BSI.O.Leak-Forced	Protection against Forced Information Leakage
	BSI.O.Abuse-Func	Protection against Abuse of Functionality
	BSI.O.Identification	TOE Identification
	BSI.O.RND	Random Numbers
	BSI.O.Cap-Avail-Loader	Capability and Availability of the Loader
	AUG1.O.Add-Functions	Additional Specific Security Functionality
	AUG4.O.Mem-Access	<b>Dynamic</b> Area based Memory Access Control
	O.Controlled-ES-Loading	Controlled loading of the Security IC Embedded Software
Environments	BSI.OE.Resp-Appl	Treatment of User Data of the Composite TOE
	BSI.OE.Process-Sec-IC	Protection during composite product manufacturing
	BSI.OE.Lim-Block-Loader	Limitation of capability and blocking the Loader

### 4.1 Security objectives for the TOE

- BSI.O.Leak-Inherent      Protection against Inherent Information Leakage  
 BSI.O.Phys-Probing      Protection against Physical Probing

BSI.O.Malfunction	Protection against Malfunctions
BSI.O.Phys-Manipulation	Protection against Physical Manipulation
BSI.O.Leak-Forced	Protection against Forced Information Leakage
BSI.O.Abuse-Func	Protection against Abuse of Functionality
BSI.O.Identification	TOE Identification
BSI.O.RND	Random Numbers
BSI.O.Cap-Avail-Loader	Capability and Availability of the Loader
AUG1.O.Add-Functions	<p>Additional Specific Security Functionality:  The TOE must provide the following specific security functionality to the <b>Security IC</b> Embedded Software:</p> <ul style="list-style-type: none"> <li>– Triple Data Encryption Standard (TDES),</li> <li>– Advanced Encryption Standard (AES),</li> <li>– <b>Elliptic Curves Cryptography on <math>GF(p)</math></b>, if NesLib is embedded,</li> <li>– <b>Secure Hashing (SHA-1, SHA-224, SHA-256, SHA-384, SHA-512)</b>, if NesLib is embedded,</li> <li>– Rivest-Shamir-Adleman (RSA), if NesLib is embedded,</li> <li>– <b>Deterministic Random Bit Generator (DRBG)</b>, if NesLib is embedded,</li> <li>– <b>Keccak</b>, if NesLib is embedded,</li> <li>– <b>Keccak-p</b>, if NesLib is embedded,</li> <li>– <b>Diffie-Hellman</b>, if NesLib is embedded,</li> <li>– <b>Prime Number Generation</b>, if NesLib is embedded.</li> </ul> <p>Note that SHA-1 is no longer recommended as a cryptographic function. Hence, Security IC Embedded Software may need to use another SHA to achieve a suitable strength.</p>
AUG4.O.Mem-Access	<p><b>Dynamic</b> Area based Memory Access Control:  The TOE must provide the <b>Security IC</b> Embedded Software with the capability to define <b>dynamic memory segmentation and protection</b>. The TOE must then enforce <b>the defined access rules</b> so that access of software to memory areas is controlled as required, for example, in a multi-application environment.</p>
O.Controlled-ES-Loading	<p>Controlled loading of the Security IC Embedded Software:  The TOE must provide the capability to load the Security IC Embedded Software into the NVM, either before TOE delivery, under ST authority, either after TOE delivery, under the composite product manufacturer authority. The TOE must restrict the access to these features. The TOE must provide control means to check the integrity of the loaded user data. This capability is not available in User configuration.</p>

## 4.2 Security objectives for the environment

101 Security Objectives for the Security IC Embedded Software development environment (phase 1):

[BSI.OE.Resp-Appl](#)      [Treatment of User Data of the Composite TOE](#)

102 Security Objectives for the operational Environment (phase 4 up to 6):

[BSI.OE.Process-Sec-IC](#)    [Protection during composite product manufacturing](#)

[BSI.OE.Lim-Block-Loader](#) [Limitation of capability and blocking the Loader](#)

## 4.3 Security objectives rationale

103 The main line of this rationale is that the inclusion of all the security objectives of the [BSI-CC-PP-0084-2014](#) protection profile, together with those in [AUG](#), and those introduced in this ST, guarantees that all the security environment aspects identified in [Section 3](#) are addressed by the security objectives stated in this chapter.

104 Thus, it is necessary to show that:

- security environment aspects from [AUG](#) and from this ST, are addressed by security objectives stated in this chapter,
- security objectives from [AUG](#) and from this ST, are suitable (i.e. they address security environment aspects),
- security objectives from [AUG](#) and from this ST, are consistent with the other security objectives stated in this chapter (i.e. no contradictions).

105 The selected augmentations from [AUG](#) introduce the following security environment aspects:

- TOE threat "[Memory Access Violation, \(AUG4.T.Mem-Access\)](#)",
- organisational security policy "[Additional Specific Security Functionality, \(AUG1.P.Add-Functions\)](#)".

106 The augmentation made in this ST introduces the following security environment aspects:

- organisational security policy "[Controlled loading of the Security IC Embedded Software, \(P.Controlled-ES-Loading\)](#)".

107 The justification of the additional policies, and additional threat provided in the next subsections shows that they do not contradict to the rationale already given in the protection profile [BSI-CC-PP-0084-2014](#) for the assumptions, policies and threats defined there.

**Table 6. Security Objectives versus Assumptions, Threats or Policies**

Assumption, Threat or Organisational Security Policy	Security Objective	Notes
<a href="#">BSI.A.Resp-Appl</a>	<a href="#">BSI.OE.Resp-Appl</a>	Phase 1
<a href="#">BSI.P.Process-TOE</a>	<a href="#">BSI.O.Identification</a>	Phase 2-3 optional Phase 4

Table 6. Security Objectives versus Assumptions, Threats or Policies (continued)

Assumption, Threat or Organisational Security Policy	Security Objective	Notes
<i>BSI.P.Lim-Block-Loader</i>	<i>BSI.O.Cap-Avail-Loader</i> <i>BSI.OE.Lim-Block-Loader</i>	Phase 5-6 optional Phase 4
<i>BSI.A.Process-Sec-IC</i>	<i>BSI.OE.Process-Sec-IC</i>	Phase 5-6 optional Phase 4
<i>P.Controlled-ES-Loading</i>	<i>O.Controlled-ES-Loading</i>	Phase 4-6
<i>AUG1.P.Add-Functions</i>	<i>AUG1.O.Add-Functions</i>	
<i>BSI.T.Leak-Inherent</i>	<i>BSI.O.Leak-Inherent</i>	
<i>BSI.T.Phys-Probing</i>	<i>BSI.O.Phys-Probing</i>	
<i>BSI.T.Malfunction</i>	<i>BSI.O.Malfunction</i>	
<i>BSI.T.Phys-Manipulation</i>	<i>BSI.O.Phys-Manipulation</i>	
<i>BSI.T.Leak-Forced</i>	<i>BSI.O.Leak-Forced</i>	
<i>BSI.T.Abuse-Func</i>	<i>BSI.O.Abuse-Func</i>	
<i>BSI.T.RND</i>	<i>BSI.O.RND</i>	
<i>AUG4.T.Mem-Access</i>	<i>AUG4.O.Mem-Access</i>	

#### 4.3.1 TOE threat "Memory Access Violation"

108 The justification related to the threat "Memory Access Violation, (*AUG4.T.Mem-Access*)" is as follows:

109 According to *AUG4.O.Mem-Access* the TOE must enforce the **dynamic memory segmentation and protection** so that access of software to memory areas is controlled. Any restrictions are to be defined by the **Security IC** Embedded Software. Thereby security violations caused by accidental or deliberate access to restricted data (which may include code) can be prevented (refer to *AUG4.T.Mem-Access*). The threat *AUG4.T.Mem-Access* is therefore removed if the objective is met.

110 The added objective for the TOE *AUG4.O.Mem-Access* does not introduce any contradiction in the security objectives for the TOE.

#### 4.3.2 Organisational security policy "Additional Specific Security Functionality"

111 The justification related to the organisational security policy "Additional Specific Security Functionality, (*AUG1.P.Add-Functions*)" is as follows:

112 Since *AUG1.O.Add-Functions* requires the TOE to implement exactly the same specific security functionality as required by *AUG1.P.Add-Functions*, **and in the very same conditions**, the organisational security policy is covered by the objective.

113 Nevertheless the security objectives *BSI.O.Leak-Inherent*, *BSI.O.Phys-Probing*, , *BSI.O.Malfunction*, *BSI.O.Phys-Manipulation* and *BSI.O.Leak-Forced* define how to

implement the specific security functionality required by [AUG1.P.Add-Functions](#). (Note that these objectives support that the specific security functionality is provided in a secure way as expected from [AUG1.P.Add-Functions](#).) Especially [BSI.O.Leak-Inherent](#) and [BSI.O.Leak-Forced](#) refer to the protection of confidential data (User Data or TSF data) in general. User Data are also processed by the specific security functionality required by [AUG1.P.Add-Functions](#).

114 The added objective for the TOE [AUG1.O.Add-Functions](#) does not introduce any contradiction in the security objectives for the TOE.

#### 4.3.3 Organisational security policy "Controlled loading of the Security IC Embedded Software"

115 The justification related to the organisational security policy "Controlled loading of the Security IC Embedded Software, ([P.Controlled-ES-Loading](#))" is as follows:

116 Since [O.Controlled-ES-Loading](#) requires the TOE to implement exactly the same specific security functionality as required by [P.Controlled-ES-Loading](#), and in the very same conditions, the organisational security policy is covered by the objective.

117 The added objective for the TOE [O.Controlled-ES-Loading](#) does not introduce any contradiction in the security objectives.

## 5 Security requirements (ASE\_REQ)

118 This chapter on security requirements contains a section on security functional requirements (SFRs) for the TOE ([Section 5.1](#)), a section on security assurance requirements (SARs) for the TOE ([Section 5.2](#)), a section on the refinements of these SARs ([Section 5.3](#)) as required by the "[BSI-CC-PP-0084-2014](#)" Protection Profile. This chapter includes a section with the security requirements rationale ([Section 5.4](#)).

### 5.1 Security functional requirements for the TOE

119 Security Functional Requirements (SFRs) from the "[BSI-CC-PP-0084-2014](#)" Protection Profile (PP) are drawn from [CCMB-2017-04-002 R5](#), except the following SFRs, that are **extensions** to [CCMB-2017-04-002 R5](#):

- **FCS\_RNG** Generation of random numbers,
- **FMT\_LIM** Limited capabilities and availability,
- **FAU\_SAS** Audit data storage,
- **FDP\_SDC** Stored data confidentiality.

The reader can find their certified definitions in the text of the "[BSI-CC-PP-0084-2014](#)" Protection Profile.

120 All extensions to the SFRs of the "[BSI-CC-PP-0084-2014](#)" Protection Profiles (PPs) are **exclusively** drawn from [CCMB-2017-04-002 R5](#).

121 All iterations, assignments, selections, or refinements on SFRs have been performed according to section C.4 of [CCMB-2017-04-001 R5](#). They are easily identified in the following text as they appear **as indicated here**. Note that in order to improve readability, iterations are sometimes expressed within tables.

122 In order to ease the definition and the understanding of these security functional requirements, a simplified presentation of the TOE Security Policy (TSP) is given in the following section.

123 The selected security functional requirements for the TOE, their respective origin and type are summarized in [Table 7](#).

**Table 7. Summary of functional security requirements for the TOE**

Label	Title	Addressing	Origin	Type
FRU_FLT.2	Limited fault tolerance	Malfunction	<a href="#">BSI-CC-PP-0084-2014</a>	<a href="#">CCMB-2017-04-002 R5</a>
FPT_FLS.1	Failure with preservation of secure state			

Table 7. Summary of functional security requirements for the TOE (continued)

Label	Title	Addressing	Origin	Type		
FMT_LIM.1 / Test	Limited capabilities	Abuse of Test functionality	<a href="#">BSI-CC-PP-0084-2014</a>	Extended		
FMT_LIM.2 / Test	Limited availability					
FMT_LIM.1 / Loader	Limited capabilities	Abuse of Loader functionality	<a href="#">BSI-CC-PP-0084-2014</a> Operated			
FMT_LIM.2 / Loader	Limited availability					
FAU_SAS.1	Audit storage	Lack of TOE identification	<a href="#">BSI-CC-PP-0084-2014</a>	CCMB-2017-04-002 R5		
FDP_SDC.1	Stored data confidentiality	Physical manipulation & probing				
FDP_SDI.2	Stored data integrity monitoring and action					
FPT_PHP.3	Resistance to physical attack					
FDP_ITT.1	Basic internal transfer protection	Leakage				
FPT_ITT.1	Basic internal TSF data transfer protection					
FDP_IFC.1	Subset information flow control					
FCS_RNG.1	Random number generation	Weak cryptographic quality of random numbers			<a href="#">BSI-CC-PP-0084-2014</a> Operated	Extended
FCS_COP.1	Cryptographic operation	Cipher scheme support			<a href="#">AUG #1</a> Operated	CCMB-2017-04-002 R5
FCS_CKM.1 (if <a href="#">NesLib</a> is embedded only)	Cryptographic key generation				Security Target Operated	
FDP_ACC.2 / Memories	Complete access control		Memory access violation	Security Target Operated		
FDP_ACF.1 / Memories	Security attribute based access control					
FMT_MSA.3 / Memories	Static attribute initialisation		Correct operation	<a href="#">AUG #4</a> Operated		
FMT_MSA.1 / Memories	Management of security attribute					
FMT_SMF.1 / Memories	Specification of management functions	Security Target Operated				

Table 7. Summary of functional security requirements for the TOE (continued)

Label	Title	Addressing	Origin	Type
FDP_ITC.1 / Loader	Import of user data without security attributes	User data loading access violation	Security Target Operated	CCMB-2017-04-002 R5
FDP_ACC.1 / Loader	Subset access control			
FDP_ACF.1 / Loader	Security attribute based access control			
FMT_MSA.3 / Loader	Static attribute initialisation	Correct operation		
FMT_MSA.1 / Loader	Management of security attribute			
FMT_SMR.1 / Loader	Security roles	Abuse of Admin functionality		
FIA_UID.1 / Loader	Timing of identification			
FMT_SMF.1 / Loader	Specification of management functions			

### 5.1.1 Security Functional Requirements from the Protection Profile

#### Limited fault tolerance (FRU\_FLT.2)

124 The TSF shall ensure the operation of all the TOE's capabilities when the following failures occur: **exposure to operating conditions which are not detected according to the requirement Failure with preservation of secure state (FPT\_FLS.1).**

#### Failure with preservation of secure state (FPT\_FLS.1)

125 The TSF shall preserve a secure state when the following types of failures occur: **exposure to operating conditions which may not be tolerated according to the requirement Limited fault tolerance (FRU\_FLT.2) and where therefore a malfunction could occur.**

126 **Refinements:**

**The term "failure" above also covers "circumstances". The TOE prevents failures for the "circumstances" defined above.**

**Regarding application note 14 of [BSI-CC-PP-0084-2014](#), the secure state is reached by an immediate interrupt or by a reset, depending on the current context.**

**Regarding application note 15 of [BSI-CC-PP-0084-2014](#), the TOE provides information on the operating conditions monitored during Security IC Embedded Software execution and after a warm reset. No audit requirement is however selected in this Security Target.**

#### Limited capabilities (FMT\_LIM.1) / Test

127 The TSF shall be designed and implemented in a manner that limits their capabilities so that in conjunction with "Limited availability (FMT\_LIM.2)" the following policy is enforced: **Limited capability and availability Policy / Test.**



**Limited availability (FMT\_LIM.2) / Test**

128 The TSF shall be designed and implemented in a manner that limits their availability so that in conjunction with “Limited capabilities (FMT\_LIM.1) / Test” the following policy is enforced: **Limited capability and availability Policy / Test.**

129 *SFP 1: Limited capability and availability Policy / Test*

*Deploying Test Features after TOE Delivery does not allow User Data of the Composite TOE to be disclosed or manipulated, TSF data to be disclosed or manipulated, software to be reconstructed and no substantial information about construction of TSF to be gathered which may enable other attacks.*

**Audit storage (FAU\_SAS.1)**

130 The TSF shall provide **the test process before TOE Delivery** with the capability to store the **Initialisation Data and/or Pre-personalisation Data and/or supplements of the Security IC Embedded Software** in the **NVM**.

**Stored data confidentiality (FDP\_SDC.1)**

131 The TSF shall ensure the confidentiality of the information of the user data while it is stored in **all the memory areas where it can be stored**.

**Stored data integrity monitoring and action (FDP\_SDI.2)**

132 The TSF shall monitor user data stored in containers controlled by the TSF for **integrity errors** on all objects, based on the following attributes: **user data stored in all possible memory areas, depending on the integrity control attributes**.

133 Upon detection of a data integrity error, the TSF shall **signal the error and react**.

**Resistance to physical attack (FPT\_PHP.3)**

134 The TSF shall resist **physical manipulation and physical probing**, to the **TSF** by responding automatically such that the SFRs are always enforced.

135 **Refinement:**

**The TSF will implement appropriate mechanisms to continuously counter physical manipulation and physical probing. Due to the nature of these attacks (especially manipulation) the TSF can by no means detect attacks on all of its elements. Therefore, permanent protection against these attacks is required ensuring that security functional requirements are enforced. Hence, “automatic response” means here (i) assuming that there might be an attack at any time and (ii) countermeasures are provided at any time.**

**Basic internal transfer protection (FDP\_ITT.1)**

136 The TSF shall enforce the **Data Processing Policy** to prevent the **disclosure** of user data when it is transmitted between physically-separated parts of the TOE.

**Basic internal TSF data transfer protection (FPT\_ITT.1)**

137 The TSF shall protect TSF data from **disclosure** when it is transmitted between separate parts of the TOE.

138 **Refinement:**

*The different memories, the CPU and other functional units of the TOE (e.g. a cryptographic co-processor) are seen as separated parts of the TOE.*

*This requirement is equivalent to FDP\_ITT.1 above but refers to TSF data instead of User Data. Therefore, it should be understood as to refer to the same Data Processing Policy defined under FDP\_IFC.1 below.*

#### Subset information flow control (FDP\_IFC.1)

139 The TSF shall enforce the **Data Processing Policy** on **all confidential data when they are processed or transferred by the TOE or by the Security IC Embedded Software**.

#### 140 SFP 2: Data Processing Policy

*User Data of the Composite TOE and TSF data shall not be accessible from the TOE except when the Security IC Embedded Software decides to communicate the User Data via an external interface. The protection shall be applied to confidential data only but without the distinction of attributes controlled by the Security IC Embedded Software.*

#### Random number generation (FCS\_RNG.1)

141 The TSF shall provide a **physical** random number generator that implements:

- **(PTG.2.1) A total failure test detects a total failure of entropy source immediately when the RNG has started. When a total failure is detected, no random numbers will be output.**
- **(PTG.2.2) If a total failure of the entropy source occurs while the RNG is being operated, the RNG prevents the output of any internal random number that depends on some raw random numbers that have been generated after the total failure of the entropy source.**
- **(PTG.2.3) The online test shall detect non-tolerable statistical defects of the raw random number sequence (i) immediately when the RNG has started, and (ii) while the RNG is being operated. The TSF must not output any random numbers before the power-up online test has finished successfully or when a defect has been detected.**
- **(PTG.2.4) The online test procedure shall be effective to detect non-tolerable weaknesses of the random numbers soon.**
- **(PTG.2.5) The online test procedure checks the quality of the raw random number sequence. It is triggered externally. The online test is suitable for detecting non-tolerable statistical defects of the statistical properties of the raw random numbers within an acceptable period of time.**

142 The TSF shall provide **octets of bits** that meet

- **(PTG.2.6) Test procedure A does not distinguish the internal random numbers from output sequences of an ideal RNG.**
- **(PTG.2.7) The average Shannon entropy per internal random bit exceeds 0.997.**

### 5.1.2 Additional Security Functional Requirements for the cryptographic services

#### Cryptographic operation (FCS\_COP.1)

143 The TSF shall perform **the operations in Table 8** in accordance with a specified cryptographic algorithm **in Table 8** and cryptographic key sizes **of Table 8** that meet the

standards in [Table 8](#). The list of operations depends on the presence of NesLib, as indicated in [Table 8 \(Restrict\)](#).

Table 8. FCS\_COP.1 iterations (cryptographic operations)

Restrict	Iteration label	[assignment: list of cryptographic operations]	[assignment: cryptographic algorithm]	[assignment: cryptographic key sizes]	[assignment: list of standards]
If EDES+	TDES	<ul style="list-style-type: none"> <li>* encryption</li> <li>* decryption</li> <li>- in Cipher Block Chaining (CBC) mode</li> <li>- in Electronic Code Book (ECB) mode</li> </ul>	Triple Data Encryption Standard (TDES)	168 bits	<a href="#">NIST SP 800-67</a> <a href="#">NIST SP 800-38A</a>
If HW-AES	AES	<ul style="list-style-type: none"> <li>* encryption (cipher)</li> <li>* decryption (inverse cipher)</li> <li>- in Cipher Block Chaining (CBC) mode</li> <li>- in Electronic Code Book (ECB) mode</li> </ul>	Advanced Encryption Standard	128, 192 and 256 bits	<a href="#">FIPS PUB 197</a>
If HW-AES and NesLib		<ul style="list-style-type: none"> <li>* Message authentication Code computation (CMAC)</li> <li>* Authenticated encryption/decryption in Galois Counter Mode (GCM)</li> <li>* Authenticated encryption/decryption in Counter with CBC-MAC (CCM)</li> </ul>			
If NesLib	RSA	<ul style="list-style-type: none"> <li>* RSA public key operation</li> <li>* RSA private key operation without the Chinese Remainder Theorem</li> <li>* RSA private key operation with the Chinese Remainder Theorem</li> <li>* EMSA PSS and PKCS1 signature scheme coding</li> <li>* RSA Key Encapsulation Method (KEM)</li> </ul>	Rivest, Shamir & Adleman's	from 829 bits to 4096 bits	<a href="#">PKCS #1 V2.1</a>

Table 8. FCS\_COP.1 iterations (cryptographic operations) (continued)

Restrict	Iteration label	[assignment: list of cryptographic operations]	[assignment: cryptographic algorithm]	[assignment: cryptographic key sizes]	[assignment: list of standards]
If NesLib	ECC on Weierstrass curves	* private scalar multiplication * prepare Jacobian * public scalar multiplication * point validity check * convert Jacobian to affine coordinates * general point addition * point expansion * point compression	Elliptic Curves Cryptography on GF(p) on curves in Weierstrass form	up to 640 bits	<a href="#">IEEE 1363-2000, chapter 7</a> <a href="#">IEEE 1363a-2004</a>
		* Diffie-Hellman (ECDH) key agreement computation			<a href="#">NIST SP 800-56A</a>
		* digital signature algorithm (ECDSA) generation and verification			<a href="#">FIPS PUB 186-4</a> <a href="#">ANSI X9.62, section 7</a>
If NesLib	ECC on Edwards curves	* ed25519 generation * ed25519 verification * ed25519 point decompression	Elliptic Curves Cryptography on GF(p) on curves in Edwards form, with curve 25519	256 bits	<a href="#">EdDSA rfc</a> <a href="#">EDDSA</a> <a href="#">EDDSA2</a>
If NesLib	SHA	* SHA-1 <sup>(1)</sup> * SHA-224 * SHA-256 * SHA-384 * SHA-512 * Protected SHA-1 <sup>(1)</sup> * Protected SHA-256 * Protected SHA-384 * Protected SHA-512	Secure Hash Algorithm	assignment pointless because algorithm has no key	<a href="#">FIPS PUB 180-2</a>
		* HMAC using Protected SHA-1 <sup>(1)</sup> or Protected SHA-256		up to 512 bits	<a href="#">FIPS PUB 198-1</a>

Table 8. FCS\_COP.1 iterations (cryptographic operations) (continued)

Restrict	Iteration label	[assignment: list of cryptographic operations]	[assignment: cryptographic algorithm]	[assignment: cryptographic key sizes]	[assignment: list of standards]
If NesLib	Keccak and SHA-3	* SHAKE128, * SHAKE256, * SHA3-224, * SHA3-256, * SHA3-384, * SHA3-512, * Keccak[r,1600-r], * protected SHAKE128, * protected SHAKE256, * protected SHA3-224, * protected SHA3-256, * protected SHA3-384, * protected SHA3-512, * Protected Keccak[r,1600-r]	Keccak	no key for plain functions, variable key length up to security level for protected functions (security level is last number in function names and 1600-c for Keccak)	<a href="#">FIPS PUB 202</a>
If NesLib	Keccak-p	* Keccak-p[1600,n_r = 24], * Keccak-p[1600, n_r=12], * protected Keccak-p[1600,n_r = 24], * protected Keccak-p[1600, n_r=12]	Keccak-p	no key for plain functions,  any key length up to 256 bits for protected functions	<a href="#">FIPS PUB 202</a>
If NesLib	Diffie-Hellman	Diffie-Hellman	Diffie-Hellman	up to 3968 bits	<a href="#">ANSI X9.42</a>
If NesLib	DRBG	* SHA-1 <sup>(1)</sup> * SHA-224 * SHA-256 * SHA-384 * SHA-512	Hash-DRBG	None	<a href="#">NIST SP 800-90</a> <a href="#">FIPS PUB 180-2</a>
		*AES	CTR-DRBG	128, 192 and 256 bits	<a href="#">NIST SP 800-90</a> <a href="#">FIPS PUB 197</a>

1. Note that SHA-1 is no longer recommended as a cryptographic function. Hence, Security IC Embedded Software may need to use another SHA to achieve a suitable strength.

### Cryptographic key generation (FCS\_CKM.1)

144

If NesLib is embedded only, the TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation algorithm, *in Table 9*, and specified cryptographic key sizes *of Table 9* that meet the following **standards in Table 9**.

Table 9. FCS\_CKM.1 iterations (cryptographic key generation)

Iteration label	[assignment: cryptographic key generation algorithm]	[assignment: cryptographic key sizes]	[assignment: list of standards]
Prime generation	prime generation and RSA prime generation algorithm, optionally protected against side channel attacks, and/or optionally with conditions	up to 2048 bits	<a href="#">FIPS PUB 140-2</a> <a href="#">FIPS PUB 186-4</a>
RSA key generation	RSA key pair generation algorithm, optionally protected against side channel attacks, and/or optionally with conditions	from 829 bits to 4096 bits	<a href="#">FIPS PUB 140-2</a> <a href="#">ISO/IEC 9796-2</a> <a href="#">PKCS #1 V2.1</a>

### 5.1.3 Additional Security Functional Requirements for the memories protection

145 The following SFRs are extensions to "[BSI-CC-PP-0084-2014](#)" Protection Profile (PP), related to the memories protection.

#### Static attribute initialisation (FMT\_MSA.3) / Memories

146 The TSF shall enforce the **Dynamic Memory Access Control Policy** to provide **minimally protective**<sup>(b)</sup> default values for security attributes that are used to enforce the SFP.

147 The TSF shall allow **none** to specify alternative initial values to override the default values when an object or information is created.

Application note:

The security attributes are the set of access rights currently defined. They are dynamically attached to the subjects and objects locations, i.e. each logical address.

#### Management of security attributes (FMT\_MSA.1) / Memories

148 The TSF shall enforce the **Dynamic Memory Access Control Policy** to restrict the ability to **modify** the security attributes **current set of access rights** to **software running in privileged mode**.

#### Complete access control (FDP\_ACC.2) / Memories

149 The TSF shall enforce the **Dynamic Memory Access Control Policy** on **all subjects (software), all objects (data including code stored in memories)** and all operations among subjects and objects covered by the SFP.

150 The TSF shall ensure that all operations between any subject controlled by the TSF and any object controlled by the TSF are covered by an access control SFP.

b. See the Datasheet referenced in [Section 7](#) for actual values.

**Security attribute based access control (FDP\_ACF.1) / Memories**

- 151 The TSF shall enforce the **Dynamic Memory Access Control Policy** to objects based on the following: **software mode, the object location, the operation to be performed, and the current set of access rights.**
- 152 The TSF shall enforce the following rules to determine if an operation among controlled subjects and controlled objects is allowed: **the operation is allowed if and only if the software mode, the object location and the operation matches an entry in the current set of access rights.**
- 153 The TSF shall explicitly authorise access of subjects to objects based on the following additional rules: **none.**
- 154 The TSF shall explicitly deny access of subjects to objects based on the following additional rules: **in Admin or User configuration, any access (read, write, execute) to the OST ROM is denied, and in User configuration, any write access to the ST NVM is denied.**
- 155 **Note:** It should be noted that this level of policy detail is not needed at the application level. The composite Security Target writer should describe the ES access control and information flow control policies instead. Within the ES High Level Design description, the chosen setting of IC security attributes would be shown to implement the described policies relying on the IC SFP presented here.
- 156 The following SFP **Dynamic Memory Access Control Policy** is defined for the requirement "Security attribute based access control (FDP\_ACF.1) / Memories":

157 **SFP 3: Dynamic Memory Access Control Policy**

*The TSF must control read, write, execute accesses of software to data, based on the software mode and on the current set of access rights.*

**Specification of management functions (FMT\_SMF.1) / Memories**

- 158 The TSF will be able to perform the following management functions: **modification of the current set of access rights security attributes by software running in privileged mode, supporting the Dynamic Memory Access Control Policy.**

#### 5.1.4 Additional Security Functional Requirements related to the possible availability of final test and loading capabilities in phases 4 to 6 of the TOE life-cycle

**Limited capabilities (FMT\_LIM.1) / Loader**

- 159 The TSF shall be designed and implemented in a manner that limits its capabilities so that in conjunction with "Limited availability (FMT\_LIM.2)" the following policy is enforced: **Loader Limited capability Policy.**

160 **SFP 4: Loader Limited capability Policy**

- 161 *Deploying Loader functionality after blocking of the loader does not allow stored user data to be disclosed or manipulated by unauthorized user.*

**Limited availability (FMT\_LIM.2) / Loader**

- 162 The TSF shall be designed and implemented in a manner that limits its availability so that in conjunction with "Limited capabilities (FMT\_LIM.1)" the following policy is enforced: **Loader Limited availability Policy.**



163      SFP 5: Loader Limited availability Policy

164      *The TSF prevents deploying the Loader functionality after blocking of the loader.*

#### **Import of user data without security attributes (FDP\_ITC.1) / Loader**

165      The TSF shall enforce the **Loading Access Control Policy** when importing user data, controlled under the SFP, from outside of the TOE.

166      The TSF shall ignore any security attributes associated with the User data when imported from outside of the TOE.

167      The TSF shall enforce the following rules when importing user data controlled under the SFP from outside of the TOE:

- ***the integrity of the loaded user data is checked at the end of each loading session,***
- ***the loaded user data is received encrypted, internally decrypted, then stored into the NVM.***

#### **Static attribute initialisation (FMT\_MSA.3) / Loader**

168      The TSF shall enforce the **Loading Access Control Policy** to provide **restrictive** default values for security attributes that are used to enforce the SFP.

169      The TSF shall allow **none** to specify alternative initial values to override the default values when an object or information is created.

#### **Management of security attributes (FMT\_MSA.1) / Loader**

170      The TSF shall enforce the **Loading Access Control Policy** to restrict the ability to **modify** the security attributes **remaining loading sessions** to **the Loader Administrator**.

#### **Subset access control (FDP\_ACC.1) / Loader**

171      The TSF shall enforce the **Loading Access Control Policy** on **all subjects, object NVM and all commands**.

#### **Security attribute based access control (FDP\_ACF.1) / Loader**

172      The TSF shall enforce the **Loading Access Control Policy** to objects based on the following: **the TOE mode, the user authenticated role, the remaining loading sessions and the requested command, according to the fixed loader access rights**.

173      The TSF shall enforce the following rules to determine if an operation among controlled subjects and controlled objects is allowed: **the command is allowed if and only if the TOE mode, the user authenticated role, the remaining loading sessions and the requested command match an entry in the fixed loader access rights**.

174      The TSF shall explicitly authorise access of subjects to objects based on the following additional rules: **none**.

175      The TSF shall explicitly deny access of subjects to objects based on the following additional rules: **in User mode, no loader command is deployed**.

176      The following SFP **Loading Access Control Policy** is defined for the requirement "Security attribute based access control (FDP\_ACF.1) / Loader":

177      SFP 6: Loading Access Control Policy



- 178 The TSF must enforce that only authorised users are allowed to download User code and data into the User NVM or to set the product profile.  
The TSF must enforce that only authorised users are allowed to be administrator of the provided loader functionality.  
The TSF controls access to the loader functionality based on the TOE mode, the user authenticated role, the remaining loading sessions and the requested command according to the fixed loader access rights.

#### Specification of management functions (FMT\_SMF.1) / Loader

- 179 The TSF will be able to perform the following management functions: **change the TOE mode, change the user role, change the remaining sessions.**

#### Security roles (FMT\_SMR.1) / Loader

- 180 The TSF shall maintain the roles: **Loader and Loader Administrator.**  
181 The TSF shall be able to associate users with roles.

#### Timing of identification (FIA\_UID.1) / Loader

- 182 The TSF shall allow **boot and authentication command** on behalf of the user to be performed before the user is identified.  
183 The TSF shall require each user to be successfully identified before allowing any other TSF mediated actions on behalf of that user.

## 5.2 TOE security assurance requirements

- 184 Security Assurance Requirements for the TOE for the evaluation of the TOE are those taken from the Evaluation Assurance Level 5 (EAL5) and augmented by taking the following components:
- ALC\_DVS.2 and AVA\_VAN.5.
- 185 Regarding application note 22 of [BSI-CC-PP-0084-2014](#), the continuously increasing maturity level of evaluations of Security ICs justifies the selection of a higher-level assurance package.
- 186 The set of security assurance requirements (SARs) is presented in [Table 10](#), indicating the origin of the requirement.

**Table 10. TOE security assurance requirements**

Label	Title	Origin
ADV_ARC.1	Security architecture description	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ADV_FSP.5	Complete semi-formal functional specification with additional error information	EAL5
ADV_IMP.1	Implementation representation of the TSF	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ADV_INT.2	Well-structured internals	EAL5
ADV_TDS.4	Semiformal modular design	EAL5
AGD_OPE.1	Operational user guidance	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>

Table 10. TOE security assurance requirements (continued)

Label	Title	Origin
AGD_PRE.1	Preparative procedures	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_CMC.4	Production support, acceptance procedures and automation	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_CMS.5	Development tools CM coverage	EAL5
ALC_DEL.1	Delivery procedures	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_DVS.2	Sufficiency of security measures	<a href="#">BSI-CC-PP-0084-2014</a>
ALC_LCD.1	Developer defined life-cycle model	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ALC_TAT.2	Compliance with implementation standards	EAL5
ASE_CCL.1	Conformance claims	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_ECD.1	Extended components definition	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_INT.1	ST introduction	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_OBJ.2	Security objectives	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_REQ.2	Derived security requirements	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_SPD.1	Security problem definition	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ASE_TSS.1	TOE summary specification	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ATE_COV.2	Analysis of coverage	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ATE_DPT.3	Testing: modular design	EAL5
ATE_FUN.1	Functional testing	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
ATE_IND.2	Independent testing - sample	EAL5/ <a href="#">BSI-CC-PP-0084-2014</a>
AVA_VAN.5	Advanced methodical vulnerability analysis	<a href="#">BSI-CC-PP-0084-2014</a>

### 5.3 Refinement of the security assurance requirements

- 187 As [BSI-CC-PP-0084-2014](#) defines refinements for selected SARs, these refinements are also claimed in this Security Target.
- 188 The main customizing is that the IC Dedicated Software is an operational part of the TOE after delivery, although it is mainly not available to the user.
- 189 Regarding application note 23 of [BSI-CC-PP-0084-2014](#), the refinements for all the assurance families have been reviewed for the hierarchically higher-level assurance components selected in this Security Target.
- 190 The text of the impacted refinements of [BSI-CC-PP-0084-2014](#) is reproduced in the next sections.
- 191 For reader's ease, an impact summary is provided in [Table 11](#).

Table 11. Impact of EAL5 selection on *BSI-CC-PP-0084-2014* refinements

Assurance Family	<i>BSI-CC-PP-0084-2014</i> Level	ST Level	Impact on refinement
ADO_DEL	1	1	None
ALC_DVS	2	2	None
ALC_CMS	4	5	None, refinement is still valid
ALC_CMC	4	4	None
ADV_ARC	1	1	None
ADV_FSP	4	5	Presentation style changes, IC Dedicated Software is included
ADV_IMP	1	1	None
ATE_COV	2	2	IC Dedicated Software is included
AGD_OPE	1	1	None
AGD_PRE	1	1	None
AVA_VAN	5	5	None

### 5.3.1 Refinement regarding functional specification (ADV\_FSP)

- 192 ~~Although the IC Dedicated Test Software is a part of the TOE, the test functions of the IC Dedicated Test Software are not described in the Functional Specification because the IC Dedicated Test Software is considered as a test tool delivered with the TOE but not providing security functions for the operational phase of the TOE. **The IC Dedicated Software provides security functionalities as soon as the TOE becomes operational (boot software). These are properly identified in the delivered documentation.**~~
- 193 ~~The Functional Specification **refers to datasheet to** trace security features that do not provide any external interface but that contribute to fulfil the SFRs e.g. like physical protection. Thereby they are part of the complete instantiation of the SFRs.~~
- 194 ~~The Functional Specification **refers to design specifications to detail the** mechanisms against physical attacks **described** in a more general way only, but detailed enough to be able to support Test Coverage Analysis also for those mechanisms where inspection of the layout is of relevance or tests beside the TSFI may be needed.~~
- 195 ~~The Functional Specification **refers to data sheet to** specify operating conditions of the TOE. These conditions include but are not limited to the frequency of the clock, the power supply, and the temperature.~~
- 196 ~~All functions and mechanisms which control access to the functions provided by the IC Dedicated Test Software (refer to the security functional requirement (FMT\_LIM.2)) **are part of the** Functional Specification. Details will be given in the document for ADV\_ARC, ~~refer to Section 6.2.1.5.~~ In addition, all these functions and mechanisms **are** subsequently ~~be~~ refined according to all relevant requirements of the Common Criteria assurance class ADV because these functions and mechanisms are active after TOE Delivery and need to be part of the assurance aspects Tests (class ATE) and Vulnerability Assessment (class AVA). Therefore, all necessary information **is** provided to allow tests and vulnerability assessment.~~

197 Since the selected higher-level assurance component requires a security functional specification presented in a “semi-formal style” (ADV\_FSP.5.2C) the changes affect the style of description, the [BSI-CC-PP-0084-2014](#) refinements can be applied with changes covering the IC Dedicated Test Software and are valid for ADV\_FSP.5.

### 5.3.2 Refinement regarding test coverage (ATE\_COV)

198 The TOE *is* tested under different operating conditions within the specified ranges. These conditions include but are not limited to the frequency of the clock, the power supply, and the temperature. This means that “Fault tolerance (FRU\_FLT.2)” *is* proven for the complete TSF. The tests ~~must~~ also cover functions which may be affected by “ageing” (such as EEPROM writing).

199 The existence and effectiveness of measures against physical attacks (as specified by the functional requirement FPT\_PHP.3) cannot be tested in a straightforward way. Instead **STMicroelectronics provides** evidence that the TOE actually has the particular physical characteristics (especially layout design principles). This *is* done by checking the layout (implementation or actual) in an appropriate way. The required evidence pertains to the existence of mechanisms against physical attacks (unless being obvious).

200 ~~The IC-Dedicated Test Software is seen as a “test tool” being delivered as part of the TOE. However, the Test Features do not provide security functionality. Therefore, Test Features need not to be covered by the Test Coverage Analysis but all functions and mechanisms which limit the capability of the functions (cf. FMT\_LIM.1) and control access to the functions (cf. FMT\_LIM.2) provided by the IC-Dedicated Test Software must be part of the Test Coverage Analysis. The IC Dedicated Software provides security functionalities as soon as the TOE becomes operational (boot software). These are part of the Test Coverage Analysis.~~

## 5.4 Security Requirements rationale

### 5.4.1 Rationale for the Security Functional Requirements

201 Just as for the security objectives rationale of [Section 4.3](#), the main line of this rationale is that the inclusion of all the security requirements of the [BSI-CC-PP-0084-2014](#) protection profile, together with those in [AUG](#), and with those introduced in this Security Target, guarantees that all the security objectives identified in [Section 4](#) are suitably addressed by the security requirements stated in this chapter, and that the latter together form an internally consistent whole.

Table 12. Security Requirements versus Security Objectives

Security Objective	TOE Security Functional and Assurance Requirements
<a href="#">BSI.O.Leak-Inherent</a>	<a href="#">Basic internal transfer protection FDP_ITT.1</a> <a href="#">Basic internal TSF data transfer protection FPT_ITT.1</a> <a href="#">Subset information flow control FDP_IFC.1</a>
<a href="#">BSI.O.Phys-Probing</a>	<a href="#">Stored data confidentiality FDP_SDC.1</a> <a href="#">Resistance to physical attack FPT_PHP.3</a>
<a href="#">BSI.O.Malfunction</a>	<a href="#">Limited fault tolerance FRU_FLT.2</a> <a href="#">Failure with preservation of secure state FPT_FLS.1</a>

Table 12. Security Requirements versus Security Objectives

Security Objective	TOE Security Functional and Assurance Requirements
<i>BSI.O.Phys-Manipulation</i>	<i>Stored data integrity monitoring and action FDP_SDI.2</i> <i>Resistance to physical attack FPT_PHP.3</i>
<i>BSI.O.Leak-Forced</i>	<i>All requirements listed for BSI.O.Leak-Inherent</i> <i>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1</i> <i>plus those listed for BSI.O.Malfunction and BSI.O.Phys-Manipulation</i> <i>FRU_FLT.2, FPT_FLS.1, FDP_SDI.2, FPT_PHP.3</i>
<i>BSI.O.Abuse-Func</i>	<i>Limited capabilities FMT_LIM.1 / Test</i> <i>Limited availability FMT_LIM.2 / Test</i> <i>plus those for BSI.O.Leak-Inherent, BSI.O.Phys-Probing,</i> <i>BSI.O.Malfunction, BSI.O.Phys-Manipulation, BSI.O.Leak-Forced</i> <i>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FDP_SDC.1, FDP_SDI.2,</i> <i>FPT_PHP.3, FRU_FLT.2, FPT_FLS.1</i>
<i>BSI.O.Identification</i>	<i>Audit storage FAU_SAS.1</i>
<i>BSI.O.RND</i>	<i>Random number generation FCS_RNG.1</i> <i>plus those for BSI.O.Leak-Inherent, BSI.O.Phys-Probing,</i> <i>BSI.O.Malfunction, BSI.O.Phys-Manipulation, BSI.O.Leak-Forced</i> <i>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1, FDP_IFC.1, FDP_SDC.1,</i> <i>FPT_PHP.3, FRU_FLT.2, FPT_FLS.1</i>
<i>BSI.OE.Resp-Appl</i>	<i>Not applicable</i>
<i>BSI.OE.Process-Sec-IC</i>	<i>Not applicable</i>
<i>AUG1.O.Add-Functions</i>	<i>Cryptographic operation FCS_COP.1</i> <i>Cryptographic key generation FCS_CKM.1</i>
<i>AUG4.O.Mem-Access</i>	<i>Complete access control FDP_ACC.2 / Memories</i> <i>Security attribute based access control FDP_ACF.1 / Memories</i> <i>Static attribute initialisation FMT_MSA.3 / Memories</i> <i>Management of security attribute FMT_MSA.1 / Memories</i> <i>Specification of management functions FMT_SMF.1 / Memories</i>
<i>BSI.O.Cap-Avail-Loader</i>	<i>Limited capabilities FMT_LIM.1 / Loader</i> <i>Limited availability FMT_LIM.2 / Loader</i>
<i>O.Controlled-ES-Loading</i>	<i>Import of user data without security attributes FDP_ITC.1 / Loader</i> <i>Subset access control FDP_ACC.1 / Loader</i> <i>Security attribute based access control FDP_ACF.1 / Loader</i> <i>Static attribute initialisation FMT_MSA.3 / Loader</i> <i>Management of security attribute FMT_MSA.1 / Loader</i> <i>Specification of management functions FMT_SMF.1 / Loader</i> <i>Security roles FMT_SMR.1 / Loader</i> <i>Timing of identification FIA_UID.1 / Loader</i>

- 202 As origins of security objectives have been carefully kept in their labelling, and origins of security requirements have been carefully identified in [Table 7](#) and [Table 12](#), it can be verified that the justifications provided by the [BSI-CC-PP-0084-2014](#) protection profile and [AUG](#) can just be carried forward to their union.
- 203 From [Table 5](#), it is straightforward to identify additional security objectives for the TOE ([AUG1.O.Add-Functions](#) and [AUG4.O.Mem-Access](#)) tracing back to [AUG](#), and additional objective ([O.Controlled-ES-Loading](#)) introduced in this Security Target. This rationale must show that security requirements suitably address them all.
- 204 Furthermore, a careful observation of the requirements listed in [Table 7](#) and [Table 12](#) shows that:
- there are security requirements introduced from [AUG](#) ([FCS\\_COP.1](#), [FDP\\_ACC.2 / Memories](#), [FDP\\_ACF.1 / Memories](#), [FMT\\_MSA.3 / Memories](#) and [FMT\\_MSA.1 / Memories](#)),
  - there are additional security requirements introduced by this Security Target ([FCS\\_CKM.1](#), [FDP\\_ITC.1 / Loader](#), [FDP\\_ACC.1 / Loader](#), [FDP\\_ACF.1 / Loader](#), [FMT\\_MSA.3 / Loader](#), [FMT\\_MSA.1 / Loader](#), [FMT\\_SMF.1 / Loader](#), [FMT\\_SMR.1 / Loader](#), [FIA\\_UID.1 / Loader](#), [FMT\\_SMF.1 / Memories](#), and various assurance requirements of EAL5+).
- 205 Though it remains to show that:
- security objectives from this Security Target and from [AUG](#) are addressed by security requirements stated in this chapter,
  - additional security requirements from this Security Target and from [AUG](#) are mutually supportive with the security requirements from the [BSI-CC-PP-0084-2014](#) protection profile, and they do not introduce internal contradictions,
  - all dependencies are still satisfied.
- 206 The justification that the additional security objectives are suitably addressed, that the additional security requirements are mutually supportive and that, together with those already in [BSI-CC-PP-0084-2014](#), they form an internally consistent whole, is provided in the next subsections.

## 5.4.2 Additional security objectives are suitably addressed

### Security objective “Dynamic Area based Memory Access Control ([AUG4.O.Mem-Access](#))”

- 207 The justification related to the security objective “**Dynamic** Area based Memory Access Control ([AUG4.O.Mem-Access](#))” is as follows:
- 208 The security functional requirements “**Complete access control** ([FDP\\_ACC.2](#)) / **Memories**” **and** “**Security attribute based access control** ([FDP\\_ACF.1](#)) / **Memories**”, with the related Security Function Policy (SFP) “**Dynamic Memory Access Control Policy**” exactly require to implement a **Dynamic** area based memory access control as demanded by [AUG4.O.Mem-Access](#). Therefore, [FDP\\_ACC.2 / Memories](#) **and** [FDP\\_ACF.1 / Memories](#) with **their** SFP **are** suitable to meet the security objective.
- 209 The security functional requirement “**Static attribute initialisation** ([FMT\\_MSA.3](#)) / **Memories**” requires that the TOE provides default values for security attributes. The ability to update the security attributes is restricted to privileged subject(s) **as further detailed in the security functional requirement** “**Management of security attributes** ([FMT\\_MSA.1](#)) /



*Memories*". These management functions ensure that the required access control can be realised using the functions provided by the TOE.

#### Security objective "Additional Specific Security Functionality (*AUG1.O.Add-Functions*)"

210 The justification related to the security objective "Additional Specific Security Functionality (*AUG1.O.Add-Functions*)" is as follows:

211 The security functional requirements "*Cryptographic operation (FCS\_COP.1)*" and "*Cryptographic key generation (FCS\_CKM.1)*" exactly require those functions to be implemented that are demanded by *AUG1.O.Add-Functions*. Therefore, *FCS\_COP.1* is suitable to meet the security objective, **together with *FCS\_CKM.1***.

#### Security objective "Controlled loading of the Security IC Embedded Software (*O.Controlled-ES-Loading*)"

212 The justification related to the security objective "Controlled loading of the Security IC Embedded Software (*O.Controlled-ES-Loading*)" is as follows:

213 The security functional requirements "*Import of user data without security attributes (FDP\_ITC.1) / Loader*", "*Subset access control (FDP\_ACC.1) / Loader*" and "*Security attribute based access control (FDP\_ACF.1) / Loader*", with the related Security Function Policy (SFP) "Loading Access Control Policy" exactly require to implement a controlled loading of the Security IC Embedded Software as demanded by *O.Controlled-ES-Loading*. Therefore, *FDP\_ITC.1 / Loader*, *FDP\_ACC.1 / Loader* and *FDP\_ACF.1 / Loader* with their SFP are suitable to meet the security objective.

214 The security functional requirement "*Static attribute initialisation (FMT\_MSA.3) / Loader*" requires that the TOE provides default values for security attributes. The ability to update the security attributes is restricted to privileged subject(s) as further detailed in the security functional requirement "*Management of security attributes (FMT\_MSA.1) / Loader*". The security functional requirements "*Security roles (FMT\_SMR.1) / Loader*" and "*Timing of identification (FIA\_UID.1) / Loader*" specifies the roles that the TSF recognises and the actions authorised before their identification. The security functional requirement "*Specification of management functions (FMT\_SMF.1) / Loader*" provides additional controlled facility for adapting the loader behaviour to the user's needs. These management functions ensure that the required access control, associated to the loading feature, can be realised using the functions provided by the TOE.

### 5.4.3 Additional security requirements are consistent

#### "Cryptographic operation (*FCS\_COP.1*) & key generation (*FCS\_CKM.1*)"

215 These security requirements have already been argued in *Section : Security objective "Additional Specific Security Functionality (*AUG1.O.Add-Functions*)"* above.

#### "Static attribute initialisation (*FMT\_MSA.3 / Memories*), Management of security attributes (*FMT\_MSA.1 / Memories*), Complete access control (*FDP\_ACC.2 / Memories*), Security attribute based access control (*FDP\_ACF.1 / Memories*)"

216 These security requirements have already been argued in *Section : Security objective "Dynamic Area based Memory Access Control (*AUG4.O.Mem-Access*)"* above.

"Import of user data without security attribute ([FDP\\_ITC.1 / Loader](#)),  
 Static attribute initialisation ([FMT\\_MSA.3 / Loader](#)),  
 Management of security attributes ([FMT\\_MSA.1 / Loader](#)),  
 Subset access control ([FDP\\_ACC.1 / Loader](#)),  
 Security attribute based access control ([FDP\\_ACF.1 / Loader](#)),  
 Specification of management function ([FMT\\_SMF.1 / Loader](#)),  
 Security roles ([FMT\\_SMR.1 / Loader](#)),  
 Timing of identification([FIA\\_UID.1 / Loader](#))"

217 These security requirements have already been argued in [Section : Security objective "Controlled loading of the Security IC Embedded Software \(O.Controlled-ES-Loading\)"](#) above.

#### 5.4.4 Dependencies of Security Functional Requirements

218 All dependencies of Security Functional Requirements have been fulfilled in this Security Target except :

- those justified in the [BSI-CC-PP-0084-2014](#) protection profile security requirements rationale,
- those justified in [AUG](#) security requirements rationale,
- the dependency of [FCS\\_COP.1](#) and [FCS\\_CKM.1](#) on [FCS\\_CKM.4](#) (see discussion below).

219 Details are provided in [Table 13](#) below.

**Table 13. Dependencies of security functional requirements**

Label	Dependencies	Fulfilled by security requirements in this Security Target	Dependency already in <a href="#">BSI-CC-PP-0084-2014</a> or in <a href="#">AUG</a>
FRU_FLT.2	FPT_FLS.1	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FPT_FLS.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.1 / Test	FMT_LIM.2 / Test	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.2 / Test	FMT_LIM.1 / Test	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.1 / Loader	FMT_LIM.2 / Loader	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FMT_LIM.2 / Loader	FMT_LIM.1 / Loader	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FAU_SAS.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_SDC.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_SDI.2	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FPT_PHP.3	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_ITT.1	FDP_ACC.1 or FDP_IFC.1	Yes	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FPT_ITT.1	None	No dependency	Yes, <a href="#">BSI-CC-PP-0084-2014</a>
FDP_IFC.1	FDP_IFF.1	No, see <a href="#">BSI-CC-PP-0084-2014</a>	Yes, <a href="#">BSI-CC-PP-0084-2014</a>



Table 13. Dependencies of security functional requirements (continued)

Label	Dependencies	Fulfilled by security requirements in this Security Target	Dependency already in <i>BSI-CC-PP-0084-2014</i> or in <i>AUG</i>
FCS_RNG.1	None	No dependency	Yes, <i>BSI-CC-PP-0084-2014</i>
FCS_COP.1	[FDP_ITC.1 or FDP_ITC.2 or FCS_CKM.1]	Yes, by FDP_ITC.1 and FCS_CKM.1, see discussion below	Yes, <i>AUG #1</i>
	FCS_CKM.4	No, see discussion below	
FCS_CKM.1	[FDP_CKM.2 or FCS_COP.1]	Yes, by FCS_COP.1	Yes, <i>AUG #1</i>
	FCS_CKM.4	No, see discussion below	
FDP_ACC.2 / Memories	FDP_ACF.1 / Memories	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
FDP_ACF.1 / Memories	FDP_ACC.1 / Memories	Yes, by FDP_ACC.2 / Memories	Yes, <i>AUG #4</i>
	FMT_MSA.3 / Memories	Yes	
FMT_MSA.3 / Memories	FMT_MSA.1 / Memories	Yes	Yes, <i>AUG #4</i>
	FMT_SMR.1 / Memories	No, see <i>AUG #4</i>	
FMT_MSA.1 / Memories	[FDP_ACC.1 / Memories or FDP_IFC.1]	Yes, by FDP_ACC.2 / Memories and FDP_IFC.1	Yes, <i>AUG #4</i>
	FMT_SMF.1 / Memories	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
	FMT_SMR.1 / Memories	No, see <i>AUG #4</i>	Yes, <i>AUG #4</i>
FMT_SMF.1 / Memories	None	No dependency	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
FMT_ITC.1 / Loader	[FDP_ACC.1 / Loader or FDP_IFC.1]	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
	FMT_MSA.3 / Loader	Yes	
FDP_ACC.1 / Loader	FDP_ACF.1 / Loader	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>

Table 13. Dependencies of security functional requirements (continued)

Label	Dependencies	Fulfilled by security requirements in this Security Target	Dependency already in <i>BSI-CC-PP-0084-2014</i> or in <i>AUG</i>
FDP_ACF.1 / Loader	FDP_ACC.1 / Loader	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
	FMT_MSA.3 / Loader	Yes	
FMT_MSA.3 / Loader	FMT_MSA.1 / Loader	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
	FMT_SMR.1 / Loader	Yes	
FMT_MSA.1 / Loader	[FDP_ACC.1 / Loader or FDP_IFC.1]	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
	FDP_SMF.1 / Loader	Yes	
	FDP_SMR.1 / Loader	Yes	
FMT_SMR.1 / Loader	FIA_UID.1 / Loader	Yes	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
FIA_UID.1 / Loader	None	No dependency	<b>No</b> , <i>CCMB-2017-04-002 R5</i>
FDP_SMF.1 / Loader	None	No dependency	<b>No</b> , <i>CCMB-2017-04-002 R5</i>

220 Part 2 of the Common Criteria defines the dependency of "*Cryptographic operation (FCS\_COP.1)*" on "Import of user data without security attributes (FDP\_ITC.1)" or "Import of user data with security attributes (FDP\_ITC.2)" or "Cryptographic key generation (FCS\_CKM.1)". In this particular TOE, both "*Cryptographic key generation (FCS\_CKM.1)*" and "*Import of user data without security attributes (FDP\_ITC.1) / Loader*" may be used for the purpose of creating cryptographic keys, but also, the ES has all possibilities to implement its own creation function, in conformance with its security policy.

221 Part 2 of the Common Criteria defines the dependency of "*Cryptographic operation (FCS\_COP.1)*" and "*Cryptographic key generation (FCS\_CKM.1)*" on "Cryptographic key destruction (FCS\_CKM.4)". In this particular TOE, there is no specific function for the destruction of the keys. The ES has all possibilities to implement its own destruction function, in conformance with its security policy. Therefore, FCS\_CKM.4 is not defined in this ST.

#### 5.4.5 Rationale for the Assurance Requirements

##### Security assurance requirements added to reach EAL5 (*Table 10*)

222 Regarding application note 22 of *BSI-CC-PP-0084-2014*, this Security Target chooses EAL5 with augmentations because developers and users require a high level of independently assured security in a planned development and require a rigorous development approach

without incurring unreasonable costs attributable to specialist security engineering techniques.

223 EAL5 represents a meaningful increase in assurance from EAL4 by requiring semiformal design descriptions, a more structured (and hence analyzable) architecture, and improved mechanisms and/or procedures that provide confidence that the TOE will not be tampered during development.

224 The assurance components in an evaluation assurance level (EAL) are chosen in a way that they build a mutually supportive and complete set of components. All dependencies introduced by the requirements chosen for augmentation are fulfilled. Therefore, these components add additional assurance to EAL5, but the mutual support of the requirements and the internal consistency is still guaranteed.

225 Note that detailed and updated refinements for assurance requirements are given in [Section 5.3](#).

### **Dependencies of assurance requirements**

226 Dependencies of security assurance requirements are fulfilled by the EAL5 package selection.

227 The augmentation to this package are identified in paragraph [184](#) and do not introduce dependencies not already satisfied by the EAL5 package.

## 6 TOE summary specification (ASE\_TSS)

228 This section demonstrates how the TOE meets each Security Functional Requirement, which will be further detailed in the ADV\_FSP documents.

### 6.1 Limited fault tolerance (FRU\_FLT.2)

229 The TSF provides limited fault tolerance, by managing a certain number of faults or errors that may happen, related to random number generation, power supply, data flows and cryptographic operations, thus preventing risk of malfunction.

### 6.2 Failure with preservation of secure state (FPT\_FLS.1)

230 The TSF provides preservation of secure state by detecting and managing the following failures:

- High voltage supply,
- Glitches,
- Die integrity violation detection,
- External clock incorrect frequency,
- Errors on memories and registers
- MPU errors,
- CPU errors,
- Watchdog reset,
- Faults on crypto processors or libraries,
- etc...

231 The secure state is reached by an immediate reset and run.

232 The ES can generate a software reset.

### 6.3 Limited capabilities (FMT\_LIM.1) / Test

233 The TSF ensures that only very limited test capabilities are available in User configuration, in accordance with SFP\_1: Limited capability and availability Policy / Test.

### 6.4 Limited capabilities (FMT\_LIM.1) / Loader

234 The TSF ensures that the Secure Flash Loader and the final test capabilities are unavailable in User configuration, in accordance with SFP\_4: Loader Limited capability Policy.

### 6.5 Limited availability (FMT\_LIM.2) / Test & (FMT\_LIM.2) / Loader

235 The TOE is either in Test, Admin (aka Issuer) or User configuration.

- 236 The only authorised TOE configuration modifications are:
- Test to Admin configuration,
  - Test to User configuration,
  - Admin to User configuration.
- 237 The TSF ensures the switching and the control of TOE configuration.
- 238 The TSF reduces the available features depending on the TOE configuration:
- the full test features are unavailable in User and Admin configuration,
  - the Secure Flash Loader and the Final Test OS are unavailable in User configuration,
  - the diagnosis test features are protected in User configuration.

## **6.6 Stored data confidentiality (FDP\_SDC.1)**

- 239 The TSF ensures confidentiality of the User Data, thanks to the following features:
- Memories scrambling and encryption,
  - Protection of NVM sectors,
  - MPU,
  - LPU.

## **6.7 Stored data integrity monitoring and action (FDP\_SDI.2)**

- 240 The TSF ensures stored data integrity, thanks to the following features:
- Memories parity control,
  - Protection of NVM sectors,
  - MPU,
  - LPU.

## **6.8 Audit storage (FAU\_SAS.1)**

- 241 In User configuration, the TOE provides commands to store data and/or pre-personalisation data and/or supplements of the ES in the NVM. These commands are only available to authorized processes, and only until phase 6.

## **6.9 Resistance to physical attack (FPT\_PHP.3)**

- 242 The TSF ensures resistance to physical tampering, thanks to the following features:
- The TOE implements a set of countermeasures that reduce the exploitability of physical probing.
  - The TOE is physically protected by active shields that command an automatic reaction on die integrity violation detection.

## 6.10 Basic internal transfer protection (FDP\_ITT.1), Basic internal TSF data transfer protection (FPT\_ITT.1) & Subset information flow control (FDP\_IFC.1)

243 The TSF prevents the disclosure of internal and user data thanks to:

- Memories scrambling and encryption,
- Bus encryption,
- RAM content destruction and register cleaning upon reset,
- Clocks jittering,
- Mechanisms for operation execution concealment.

## 6.11 Random number generation (FCS\_RNG.1)

244 The TSF provides 8-bit true random numbers that can be qualified with the test metrics required by the [BSI-AIS20/AIS31](#) standard for a PTG.2 class device.

## 6.12 Cryptographic operation: TDES operation (FCS\_COP.1) / TDES, only if EDES+

245 If [EDES+ is active](#), the TOE provides optionally an EDES+ accelerator that has the capability to perform 3-key Triple DES encryption and decryption in Electronic Code Book (ECB) and Cipher Block Chaining (CBC) mode conformant to [NIST SP 800-67](#) and [NIST SP 800-38A](#).

If [NesLib](#) is embedded, the cryptographic library NesLib instantiates the same standard DES cryptographic operations, in Electronic Code Book (ECB) and Cipher Block Chaining (CBC) mode.

## 6.13 Cryptographic operation: AES operation (FCS\_COP.1) / AES, only if HW\_AES

246 If [HW-AES is active](#), the AES accelerator provides the following standard AES cryptographic operations for key sizes of 128, 192 and 256 bits, conformant to [FIPS PUB 197](#) with intrinsic counter-measures against attacks:

- cipher,
- inverse cipher.

247 The AES accelerator can operate in Electronic Code Book (ECB) and Cipher Block Chaining (CBC) mode.

248 If [NesLib](#) is embedded, the cryptographic library NesLib instantiates the same standard AES cryptographic operations, in Electronic Code Book (ECB) and Cipher Block Chaining (CBC) mode, and additionally provides:

- message authentication Code computation (CMAC),
- authenticated encryption/decryption in Galois Counter Mode (GCM),
- authenticated encryption/decryption in Counter with CBC-MAC (CCM).

## 6.14 Cryptographic operation: RSA operation (FCS\_COP.1) / RSA, only if NesLib

249 The cryptographic library NesLib provides to the ES developer the following RSA functions, all conformant to [PKCS #1 V2.1](#):

- RSA public key cryptographic operation for modulus sizes from 829 bits to 4096 bits,
- RSA private key cryptographic operation with or without CRT for modulus sizes from 829 bits to 4096 bits,
- RSA signature formatting,
- RSA Key Encapsulation Method.

## 6.15 Cryptographic operation: Elliptic Curves Cryptography operation (FCS\_COP.1) / ECC, only if NesLib

250 The cryptographic library NesLib provides to the ES developer the following efficient basic functions for Elliptic Curves Cryptography over prime fields on curves in Weierstrass form, all conformant to [IEEE 1363-2000](#) and [IEEE 1363a-2004](#), including:

- private scalar multiplication,
- preparation of Elliptic Curve computations in affine coordinates,
- public scalar multiplication,
- point validity check,
- Jacobian conversion to affine coordinates,
- general point addition,
- point expansion and compression.

251 Additionally, the cryptographic library NesLib provides functions dedicated to the two most used elliptic curves cryptosystems:

- Elliptic Curve Diffie-Hellman (ECDH), as specified in [NIST SP 800-56A](#),
- Elliptic Curve Digital Signature Algorithm (ECDSA) generation and verification, as stipulated in [FIPS PUB 186-4](#) and specified in [ANSI X9.62](#), section 7.

252 The cryptographic library NesLib provides to the ES developer the following efficient basic functions for Elliptic Curves Cryptography over prime fields on curves in Edwards form, with curve 25519, all conformant to [EdDSA rfc](#), including:

- generation,
- verification,
- point decompression.

## 6.16 Cryptographic operation: SHA-1 & SHA-2 operation (FCS\_COP.1) / SHA, only if NesLib

253 The cryptographic library NesLib provides the SHA-1<sup>(c)</sup>, SHA-224, SHA-256, SHA-384, SHA-512 secure hash functions conformant to [FIPS PUB 180-2](#).

---

c. Note that SHA-1 is no longer recommended as a cryptographic function in the context of smart card applications. Hence, Security IC Embedded Software may need to use another SHA to achieve a suitable strength.

- 254 The cryptographic library NesLib provides the SHA-1, SHA-256, SHA-384, SHA-512 secure hash functions conformant to [FIPS PUB 180-2](#), and offering resistance against side channel and fault attacks.
- 255 Additionally, the cryptographic library NesLib offers support for the HMAC mode of use, as specified in [FIPS PUB 198-1](#), to be used in conjunction with the protected versions of SHA-1 or SHA-256.

## **6.17 Cryptographic operation: Keccak & SHA-3 operation (FCS\_COP.1) / Keccak, only if NesLib**

- 256 The cryptographic library NesLib provides the operation of the following extendable output functions conformant to [FIPS PUB 202](#):
- SHAKE128,
  - SHAKE256,
  - Keccak[r,c] with choice of  $r < 1600$  and  $c = 1600 - r$ .
- 257 The cryptographic library NesLib provides the operation of the following hash functions, conformant to [FIPS PUB 202](#):
- SHA3-224,
  - SHA3-256,
  - SHA3-384,
  - SHA3-512.
- 258 The cryptographic library NesLib provides the operation of the following extendable output functions conformant to [FIPS PUB 202](#), offering resistance against side channel and fault attacks:
- SHAKE128,
  - SHAKE256,
  - Keccak[r,c] with choice of  $r < 1600$  and  $c = 1600 - r$ .
- 259 The cryptographic library NesLib provides the operation of the following hash functions, conformant to [FIPS PUB 202](#), offering resistance against side channel and fault attacks:
- SHA3-224,
  - SHA3-256,
  - SHA3-384,
  - SHA3-512.



## 6.18 Cryptographic operation: Keccak-p operation (FCS\_COP.1) / Keccak-p, only if NesLib

- 260 The cryptographic library NesLib provides a toolbox for building modes on top of the following permutations, conformant to [FIPS PUB 202](#):
- Keccak-p[1600,n\_r = 24],
  - Keccak-p[1600,n\_r = 12].
  - The cryptographic library NesLib provides a toolbox for building modes on top of the following permutations, conformant to [FIPS PUB 202](#), offering resistance against side channel and fault attacks:
    - Keccak-p[1600,n\_r = 24],
    - Keccak-p[1600,n\_r = 12].

## 6.19 Cryptographic operation: Diffie-Hellman operation (FCS\_COP.1) / Diffie-Hellman, only if NesLib

- 261 The cryptographic library NesLib provides the Diffie-Hellman key establishment operation over GF(p) for size of modulus p up to 3968 bits, conformant to [ANSI X9.42](#).

## 6.20 Cryptographic operation: DRBG operation (FCS\_COP.1) / DRBG, only if NesLib

- 262 The cryptographic library NesLib gives support for a DRBG generator, based on cryptographic algorithms specified in [NIST SP 800-90](#).
- 263 The cryptographic library NesLib implements two of the DRBG specified in [NIST SP 800-90](#):
- Hash-DRBG,
  - CTR-DRBG.

## 6.21 Cryptographic key generation: Prime generation (FCS\_CKM.1) / Prime\_generation, only if NesLib

- 264 The cryptographic library NesLib provides prime numbers generation for prime sizes up to 2048 bits conformant to [FIPS PUB 140-2](#) and [FIPS PUB 186-4](#), optionally with conditions and/or optionally offering resistance against side channel and fault attacks.

## 6.22 Cryptographic key generation: RSA key generation (FCS\_CKM.1) / RSA\_key\_generation, only if NesLib

- 265 The cryptographic library NesLib provides standard RSA public and private key computation for key sizes from 829 bits to 4096 bits conformant to [FIPS PUB 140-2](#), [ISO/IEC 9796-2](#) and [PKCS #1 V2.1](#), optionally with conditions and/or optionally offering resistance against side channel and fault attacks.

## **6.23 Static attribute initialisation (FMT\_MSA.3) / Memories**

266 The TOE enforces a default memory protection policy when none other is programmed by the ES.

## **6.24 Management of security attributes (FMT\_MSA.1) / Memories & Specification of management functions (FMT\_SMF.1) / Memories**

267 The TOE provides a dynamic Memory Protection Unit (MPU), that can be configured by the ES.

## **6.25 Complete access control (FDP\_ACC.2) / Memories & Security attribute based access control (FDP\_ACF.1) / Memories**

268 The TOE enforces the dynamic memory protection policy for data access and code access thanks to a dynamic Memory Protection Unit (MPU), and complementary protection mechanisms, programmed by the ES.

## **6.26 Static attribute initialisation (FMT\_MSA.3) / Loader**

269 In Admin configuration, the System Firmware provides restrictive default values for the Flash Loader security attributes.

## **6.27 Management of security attributes (FMT\_MSA.1) / Loader & Specification of management functions (FMT\_SMF.1) / Loader**

270 In Admin configuration, the System Firmware provides the capability to change part of the Flash Loader security attributes, only once in the product lifecycle.

## **6.28 Subset access control (FDP\_ACC.1) / Loader, Security attribute based access control (FDP\_ACF.1) / Loader, Security roles (FMT\_SMR.1) / Loader & Timing of identification (FIA\_UID.1) / Loader**

271 In Admin configuration, the System Firmware grants access to the Flash Loader functions, only after presentation of the required valid passwords.

## **6.29 Import of user data without security attributes (FDP\_ITC.1) / Loader**

272 In Admin configuration, the System Firmware provides the capability of loading user data into the NVM, while ensuring confidentiality and integrity of the loaded data.

## 7 Identification

Table 14. TOE components

IC Maskset name	IC version	Master identification number	Firmware version	OST version	Optional NesLib crypto library version
K8H0A	F	0061h and 0105h	9 and A	2.2	6.3.4

Table 15. Guidance documentation

Component description	Reference	Version
ST33G1M2 ST331M2 datasheet Secure MCU with 32-bit ARM SecurCore SC300 - Datasheet	DS_ST33G_I	2
ST33G1M2 platform: BP and BM specific product profiles - Technical note	TN_ST33G1M2_01	2
ST33G1M2 platform: LS, LC and BS specific product profiles - Technical note	TN_ST33G1M2_02	2
ST33G1M2 family extension: BP and BM specific product profiles	TN_ST33G1M2_04	1
ST33G1M2 family extension: LS, LC and BS specific product profiles	TN_ST33G1M2_05	1
ST33G1M2: CMOS M10+ 80-nm technology die and wafer delivery description	DD_ST33G1M2	4
ARM® Cortex SC300 r0p0 Technical Reference Manual	ARM DDI 0337F	F
ARM® Cortex M3 r2p0 Technical Reference Manual	ARM DDI 0337F3c	F3c
ARM® SC300 r0p0 SecurCore Technical Reference Manual Supplement 1A	ARM DDI 0337 Supp 1A	A
ARM® SecurCore® SC300	ES_SC300	1
ST33G1M2 Firmware user manual	UM_ST33G1M2_FW	14
ST33G1M2 and derivatives Flash loader installation guide	UM_33G_FL	4
ST33G and ST33H Firmware support for LPU regions - application note	AN_33G_33H_LPU	1
ST33G and ST33H Secure MCU platforms - Security Guidance	AN_SECU_ST33	9
ST33G and ST33H Power supply glitch detector characteristics - application note	AN_33_GLITCH	2
ST33G and ST33H - AIS31 Compliant Random Number - User Manual	UM_33G_33H_AIS31	3
ST33G and ST33H - AIS31 - Ref. impl.: Start-up, on-line and total failure tests - Application note	AN_33G_33H_AIS31	1

**Table 15. Guidance documentation (continued)**

Component description	Reference	Version
ST33 ARM Execute-only memory support for SecurCore® SC300 devices - Application note	AN_33_EXE	2
ST33 uniform timing application note	AN_33_UT	2
NesLib cryptographic library NesLib 6.3 - User manual	UM_NesLib_6.3	4
ST33G and ST33H secure MCU platforms - NesLib 6.3 security recommendations - Application note	AN_SECU_ST33G_H_NESLIB_6.3	8
NesLib 6.3.4 for ST33G, ST33H and ST33I platforms - Release note	RN_ST33_NESLIB_6.3.4	5

**Table 16. Sites list**

Site	Address	Activities <sup>(1)</sup>
Amkor ATP1	AMKOR ATP1 Km 22 East Service Road, South Superhighway, Muntinlupa City, 1771 Philippines	BE
Amkor ATP3/4	AMKOR ATP3/4 119 North Science Avenue, Laguna Technopark, Binan, Laguna, 4024 Philippines	BE
Amkor ATT1	AMKOR TECHNOLOGY TAIWAN, INC. (ATT) - T1 No. 1, Kao-Ping Sec, Chung-Feng Rd, Lungtan Township, TAOYUAN County, Taiwan R.O.C.	BE
Amkor ATT3	AMKOR TECHNOLOGY TAIWAN, INC. (ATT) - T3 No. 11, Guangfu Road., Hsinchu Industrial Park, Hukou Township, HSINCHU County 303, Taiwan R.O.C.	BE
Amkor ATT6	AMKOR TECHNOLOGY TAIWAN, INC. (ATT) - T6 No. 333, Longyuan 1st Rd., Hsinchu Science Park, Longtan Dist., Taoyuan City, Taiwan R.O.C.	BE
AMTC/Toppan Dresden	Advanced Mask Technology Center Gmbh & Co KG Rahnitzer Allee 9, 01109 Dresden, Germany	MASK

Table 16. Sites list (continued)

Site	Address	Activities <sup>(1)</sup>
DNP	DNP (Dai Nippon printing Co Ltd.) 2-2-1 Kami-Fukuoka, Fujimino-shi, Saitama,356-8507, Japan	MASK
DPE	DPE (Dai Printing Europe) Via C. Olivetti, 2/A, I-20041 Agrate, Italy	MASK
Feiliks	Feili Logistics (Shenzhen) CO., Ltd Zhongbao Logistics Building, No. 28 Taohua Road, FFTZ, Shenzhen, Guangdong 518038, China	WHSD
Smartflex	Smartflex Technology 37A Tampines Street 92, Singapore 528886	BE
ST AMK1	STMicroelectronics 5A Serangoon North Avenue 5, Singapore 554574	DEV
ST AMK6	STMicroelectronics 18 Ang Mo Kio Industrial park 2, Singapore 569505	WHS
ST Bouskoura	STMicroelectronics 101 Boulevard des Muriers, 20180 Bouskoura, Maroc	BE WHSD
ST Calamba	STMicroelectronics 9 Mountain Drive, LISP II, Brgy La mesa, Calamba, Philippines 4027	WHSD
ST Catania	STMicroelectronics Str. Primosole, 50, 95121 Catania, Italy	DEV
ST Crolles	STMicroelectronics 850 rue Jean Monnet, 38926 Crolles, France	DEV MASK FE

Table 16. Sites list (continued)

Site	Address	Activities <sup>(1)</sup>
ST Gardanne	CMP Georges Charpak 880 Avenue de Mimet, 13541 Gardanne, France	BE
ST Grenoble	STMicroelectronics 12 rue Jules Horowitz, BP 217, 38019 Grenoble Cedex, France	DEV ES-DEV
ST Ljubljana	STMicroelectronics d.o.o. Ljubljana Tehnoloski park 21, 1000 Ljubljana, Slovenia	DEV
ST Loyang	STMicroelectronics 7 Loyang Drive, Singapore 508938	WHSD
ST Rennes	STMicroelectronics 10 rue de Jouanet, ePark, 35700 Rennes, France	DEV
ST Palermo	STMicroelectronics Via Tommaso Marcellini, 8L, 90129 Palermo, Italy	DEV
ST Rousset	STMicroelectronics 190 Avenue Célestin Coq, Z.I., 13106 Rousset Cedex, France	DEV ES-DEV MASK EWS WHSD FE
ST Sophia	STMicroelectronics Sky Sophia, Bât B, 776 Rue Albert Caquot, 06410 Biot, France	DEV
ST Toa Payoh	STMicroelectronics 629 Lorong 4/6 Toa Payoh, Singapore 319521	EWS
ST Tunis	STMicroelectronics Tunis Elgazala Technopark, Raoued, Gouvernorat de l'Ariana, PB21, 2088 cedex, Ariana, Tunisia	IT

Table 16. Sites list (continued)

Site	Address	Activities <sup>(1)</sup>
ST Zaventem	STMicroelectronics Green Square, Lambroekstraat 5, Building B, 3d floor, 1831 Diegem/Machelen, Belgium	ES-DEV
STS Shenzhen	STS Microelectronics 16 Tao hua Rd., Futian free trade zone, Shenzhen, P.R. China 518038	BE
TSMC F14	TSMC FAB 14 1-1 Nan Ke N. Rd. Tainan science park, Tainan 741-44, Taiwan, ROC	MASK FE
TSMC F18	TSMC FAB 18 No.8 Beiyuan 2nd Rd., Tainan Science Park Tainan City 745-43, Taiwan, ROC	WHS
TSMC F2/F5	TSMC FAB 2-5 121 Park Avenue 3, Hsinchu science park, Hsinchu 300-77, Taiwan, ROC	MASK
TSMC F8	TSMC FAB 8 25, Li-Hsin Road, Hsinchu Science Park, Hsinchu 300-78, Taiwan ROC	MASK
UTAC UTL1	UTAC Thai Limited 1 (UTL1) 237 Lasalle Road, Bangna, Bangkok, 10260 Thailand	BE
UTAC UTL3	UTAC Thai Limited 3 (UTL3) 73 Moo5, Bangsamak, Bangpakong, Chachoengsao, 24180 Thailand	BE
WINSTEK	Winstek Semiconductor Co., Ltd. No 176-5, 6 Ling, Hualung Chun, Chiung Lin, 307 Hsinchu, Taiwan	BE

1. DEV = development, ES-DEV = libraries & OS development, FE = front end manufacturing, EWS = electrical wafer sort, BE = back end manufacturing, MASK = mask manufacturing, WHS = warehouse, WHSD = warehouse for delivery

## 8 References

**Table 17. Common Criteria**

Component description	Reference	Version
Common Criteria for Information Technology Security Evaluation - Part 1: Introduction and general model, April 2017	CCMB-2017-04-001 R5	3.1 Rev 5
Common Criteria for Information Technology Security Evaluation - Part 2: Security functional components, April 2017	CCMB-2017-04-002 R5	3.1 Rev 5
Common Criteria for Information Technology Security Evaluation - Part 3: Security assurance components, April 2017	CCMB-2017-04-003 R5	3.1 Rev 5

**Table 18. Protection Profile**

Component description	Reference	Version
Eurosmart - Security IC Platform Protection Profile with Augmentation Packages	BSI-CC-PP-0084-2014	1.0

**Table 19. Other standards**

Ref	Identifier	Description
[1]	BSI-AIS20/AIS31	A proposal for: Functionality classes for random number generators, W. Killmann & W. Schindler BSI, Version 2.0, 18-09-2011
[2]	NIST SP 800-67	NIST SP 800-67, Recommendation for the Triple Data Encryption Algorithm (TDEA) Block Cipher, revised January 2012, National Institute of Standards and Technology
[3]	FIPS PUB 140-2	FIPS PUB 140-2, Security Requirements for Cryptographic Modules, National Institute of Standards and Technology (NIST), up to change notice December 3, 2002
[4]	FIPS PUB 180-2	FIPS PUB 180-2 Secure Hash Standard with Change Notice 1 dated February 25,2004, National Institute of Standards and Technology, U.S.A., 2004
[5]	FIPS PUB 186-4	FIPS PUB 186-4, Digital Signature Standard (DSS), National Institute of Standards and Technology (NIST), July 2013
[6]	FIPS PUB 197	FIPS PUB 197, Advanced Encryption Standard (AES), National Institute of Standards and Technology, U.S. Department of Commerce, November 2001
[7]	ISO/IEC 9796-2	ISO/IEC 9796, Information technology - Security techniques - Digital signature scheme giving message recovery - Part 2: Integer factorization based mechanisms, ISO, 2002



Table 19. Other standards

Ref	Identifier	Description
[8]	NIST SP 800-38A	NIST SP 800-38A Recommendation for Block Cipher Modes of Operation, 2001, with Addendum Recommendation for Block Cipher Modes of Operation: Three Variants of Ciphertext Stealing for CBC Mode, October 2010
[9]	NIST SP 800-38B	NIST special publication 800-38B, Recommendation for Block Cipher Modes of Operation: The CMAC Mode for Authentication, National Institute of Standards and Technology (NIST), May 2005
[10]	NIST SP 800-38C	NIST special publication 800-38C, Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality, National Institute of Standards and Technology (NIST), May 2004
[11]	NIST SP 800-38D	NIST special publication 800-38D, Recommendation for Block Cipher Modes of Operation: Galois/Counter mode (GCM) and GMAC, National Institute of Standards and Technology (NIST), November 2007
[12]	ISO/IEC 14888	ISO/IEC 14888, Information technology - Security techniques - Digital signatures with appendix - Part 1: General (1998), Part 2: Identity-based mechanisms (1999), Part 3: Certificate based mechanisms (2006), ISO
[13]	AUG	Smartcard Integrated Circuit Platform Augmentations, Atmel, Hitachi Europe, Infineon Technologies, Philips Semiconductors, Version 1.0, March 2002.
[14]	MIT/LCS/TR-212	On digital signatures and public key cryptosystems, Rivest, Shamir & Adleman Technical report MIT/LCS/TR-212, MIT Laboratory for computer sciences, January 1979
[15]	IEEE 1363-2000	IEEE 1363-2000, Standard Specifications for Public Key Cryptography, IEEE, 2000
[16]	IEEE 1363a-2004	IEEE 1363a-2004, Standard Specifications for Public Key Cryptography - Amendment 1: Additional techniques, IEEE, 2004
[17]	PKCS #1 V2.1	PKCS #1 V2.1 RSA Cryptography Standard, RSA Laboratories, June 2002
[18]	MOV 97	Alfred J. Menezes, Paul C. van Oorschot and Scott A. Vanstone, Handbook of Applied Cryptography, CRC Press, 1997
[19]	NIST SP 800-90	NIST Special Publication 800-90, Recommendation for random number generation using deterministic random bit generators (Revised), National Institute of Standards and Technology (NIST), March 2007

Table 19. Other standards

Ref	Identifier	Description
[20]	FIPS PUB 198-1	FIPS PUB 198-1, The Keyed-Hash Message Authentication Code (HMAC), National Institute of Standards and Technology (NIST), July 2008
[21]	NIST SP 800-56A	NIST SP 800-90A Revision 2, Recommendation for Pair-Wise Key Establishment Schemes Using Discrete Logarithm Cryptography, National Institute of Standards and Technology (NIST), May 2013
[22]	ANSI X9.31	ANSI X9.31, Digital Signature Using Reversible Public Key Cryptography for the Financial Services Industry (rDSA), American National Standard for Financial Services, 1998
[23]	ANSI X9.42	ANSI X9.42, Public Key Cryptography for the Financial Services Industry: Agreement of Symmetric Keys Using Discrete Logarithm Cryptography, American National Standard for Financial Services, 2003 (R2013)
[24]	ANSI X9.62	ANSI X9.62, Public Key Cryptography for the Financial Services Industry, The Elliptic Curve Digital Signature Algorithm (ECDSA), American National Standard for Financial Services, 2005
[25]	FIPS PUB 202	FIPS PUB 202, SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions, August 2015
[26]	EdDSA rfc	S. Josefsson and I. Liusvaara., Edwards-curve Digital Signature Algorithm (EdDSA) draft-irtf-cfrg-eddsa-08, Network Working Group Internet-Draft, IETF, August 19, 2016, available from <a href="https://tools.ietf.org/html/draft-irtf-cfrg-eddsa-08">https://tools.ietf.org/html/draft-irtf-cfrg-eddsa-08</a>
[27]	EDDSA	Bernstein, D., Duif, N., Lange, T., Schwabe, P., and B. Yang, "High-speed high-security signatures", <a href="http://ed25519.cr.yt.to/ed25519-20110926.pdf">http://ed25519.cr.yt.to/ed25519-20110926.pdf</a> September 2011
[28]	EDDSA2	Bernstein, D., Josefsson, S., Lange, T., Schwabe, P., and B. Yang, "EdDSA for more curves", WWW <a href="http://ed25519.cr.yt.to/eddsa-20150704.pdf">http://ed25519.cr.yt.to/eddsa-20150704.pdf</a> July 2015

## Appendix A Glossary

### A.1 Terms

**Authorised user**

A user who may, in accordance with the TSP, perform an operation.

**Composite product**

Security IC product which includes the Security Integrated Circuit (i.e. the TOE) and the Embedded Software and is evaluated as composite target of evaluation.

**End-consumer**

User of the Composite Product in Phase 7.

**Integrated Circuit (IC)**

Electronic component(s) designed to perform processing and/or memory functions.

**IC Dedicated Software**

IC proprietary software embedded in a Security IC (also known as IC firmware) and developed by **ST**. Such software is required for testing purpose (IC Dedicated Test Software) but may provide additional services to facilitate usage of the hardware and/or to provide additional services (IC Dedicated Support Software).

**IC Dedicated Test Software**

That part of the IC Dedicated Software which is used to test the TOE before TOE Delivery but which does not provide any functionality thereafter.

**IC developer**

Institution (or its agent) responsible for the IC development.

**IC manufacturer**

Institution (or its agent) responsible for the IC manufacturing, testing, and pre-personalization.

**IC packaging manufacturer**

Institution (or its agent) responsible for the IC packaging and testing.

**Initialisation data**

Initialisation Data defined by the TOE Manufacturer to identify the TOE and to keep track of the Security IC's production and further life-cycle phases are considered as belonging to the TSF data. These data are for instance used for traceability and for TOE identification (identification data)

**Object**

An entity within the TSC that contains or receives information and upon which subjects perform operations.

**Packaged IC**

Security IC embedded in a physical package such as micromodules, DIPs, SOICs or TQFPs.

**Pre-personalization data**

Any data supplied by the Card Manufacturer that is injected into the non-volatile memory by the Integrated Circuits manufacturer (Phase 3). These data are for instance used for traceability and/or to secure shipment between phases.

**Secret**

Information that must be known only to authorised users and/or the TSF in order to enforce a specific SFP.

**Security IC**

Composition of the TOE, the Security IC Embedded Software, User Data, and the package.

**Security IC Embedded SoftWare (ES)**

Software embedded in the Security IC and not developed by the IC designer. The Security IC Embedded Software is designed in Phase 1 and embedded into the Security IC in Phase 3.

**Security IC embedded software (ES) developer**

Institution (or its agent) responsible for the security IC embedded software development and the specification of IC pre-personalization requirements, if any.

**Security attribute**

Information associated with subjects, users and/or objects that is used for the enforcement of the TSP.

**Sensitive information**

Any information identified as a security relevant element of the TOE such as:

- the application data of the TOE (such as IC pre-personalization requirements, IC and system specific data),
- the security IC embedded software,
- the IC dedicated software,
- the IC specification, design, development tools and technology.

**Smartcard**

A card according to ISO 7816 requirements which has a non volatile memory and a processing unit embedded within it.

**Subject**

An entity within the TSC that causes operations to be performed.

**Test features**

All features and functions (implemented by the IC Dedicated Software and/or hardware) which are designed to be used before TOE Delivery only and delivered as part of the TOE.

**TOE Delivery**

The period when the TOE is delivered which is after Phase 3 *or Phase 4 in this Security target.*

**TSF data**

Data created by and for the TOE, that might affect the operation of the TOE.

**User**

Any entity (human user or external IT entity) outside the TOE that interacts with the TOE.

**User data**

All data managed by the Smartcard Embedded Software in the application context. User data comprise all data in the final Smartcard IC except the TSF data.

## A.2 Abbreviations

Table 20. List of abbreviations

Term	Meaning
AES	Advanced Encryption Standard
AIS	Application notes and Interpretation of the Scheme (BSI).
ALU	Arithmetical and Logical Unit.
BE	Back End manufacturing.
BSI	Bundesamt für Sicherheit in der Informationstechnik.
CBC	Cipher Block Chaining.
CBC-MAC	Cipher Block Chaining Message Authentication Code.
CC	<a href="#">Common Criteria</a> Version 3.1. R5.
CPU	Central Processing Unit.
CRC	Cyclic Redundancy Check.
DCSSI	Direction Centrale de la Sécurité des Systèmes d'Information.
DES	Data Encryption Standard.
DEV	Development.
DIP	Dual-In-Line Package.
DRBG	Deterministic Random Bit Generator.
EAL	<a href="#">Evaluation Assurance Level</a> .
ECB	Electronic Code Book.
ECC	Elliptic Curve Cryptography.
EDES	Enhanced DES.
EEPROM	Electrically Erasable Programmable Read Only Memory.
ES	Security IC Embedded Software.
EWS	Electrical Wafer Sort.
FE	Front End manufacturing.
FIPS	Federal Information Processing Standard.
FTOS	Final Test Operating System.
GPIO	General Purpose I/O.
HMAC	Keyed-Hash Message Authentication Code.
I/O	Input / Output.
IC	<a href="#">Integrated Circuit</a> .
ISO	International Standards Organisation.
IT	<a href="#">Information Technology</a> .

Table 20. List of abbreviations (continued)

Term	Meaning
LPU	Library Protection Unit.
MASK	Mask manufacturing.
MPU	Memory Protection Unit.
NESCRYPT	Next Step Cryptography Accelerator.
NFC	Near Field Communication.
NIST	National Institute of Standards and Technology.
NVM	Non Volatile Memory.
OSP	Organisational Security Policy.
OST	Operating System for Test.
PP	Protection Profile.
PUB	Publication Series.
RAM	Random Access Memory.
RF	Radio Frequency.
RF UART	Radio Frequency Universal Asynchronous Receiver Transmitter.
ROM	Read Only Memory.
RSA	Rivest, Shamir & Adleman.
SAR	Security Assurance Requirement.
SFP	Security Function Policy.
SFR	Security Functional Requirement.
SHA	Secure Hash Algorithm.
SIM	Subscriber Identity Module.
SOIC	Small Outline IC.
SPI	Serial Peripheral Interface.
ST	Context dependent : STMicroelectronics or Security Target.
SWP	Single Wire Protocol.
TDES	Triple DES.
TOE	Target of Evaluation.
TQFP	Thin Quad Flat Package.
TRNG	True Random Number Generator.
TSC	TSF Scope of Control.
TSF	TOE Security Functionality.
TSFI	TSF Interface.
TSP	TOE Security Policy.

Table 20. List of abbreviations (continued)

Term	Meaning
TSS	TOE Summary Specification.
UID	User Identification.
WHS	Warehouse.
WHSD	Warehouse for delivery.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2023 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)